VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMR3/CPUM.cpp@ 50038

最後變更 在這個檔案從50038是 50038,由 vboxsync 提交於 11 年 前

CPUM: Don't use stale pStdFeatureLeaf and pExtFeatureLeaf pointers. Inserting and removing cpuid entires makes them go stale.
  • 屬性 svn:eol-style 設為 native
  • 屬性 svn:keywords 設為 Id Revision
檔案大小: 223.8 KB
行 
1/* $Id: CPUM.cpp 50038 2014-01-09 15:14:58Z vboxsync $ */
2/** @file
3 * CPUM - CPU Monitor / Manager.
4 */
5
6/*
7 * Copyright (C) 2006-2013 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.alldomusa.eu.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18/** @page pg_cpum CPUM - CPU Monitor / Manager
19 *
20 * The CPU Monitor / Manager keeps track of all the CPU registers. It is
21 * also responsible for lazy FPU handling and some of the context loading
22 * in raw mode.
23 *
24 * There are three CPU contexts, the most important one is the guest one (GC).
25 * When running in raw-mode (RC) there is a special hyper context for the VMM
26 * part that floats around inside the guest address space. When running in
27 * raw-mode, CPUM also maintains a host context for saving and restoring
28 * registers across world switches. This latter is done in cooperation with the
29 * world switcher (@see pg_vmm).
30 *
31 * @see grp_cpum
32 */
33
34/*******************************************************************************
35* Header Files *
36*******************************************************************************/
37#define LOG_GROUP LOG_GROUP_CPUM
38#include <VBox/vmm/cpum.h>
39#include <VBox/vmm/cpumdis.h>
40#include <VBox/vmm/cpumctx-v1_6.h>
41#include <VBox/vmm/pgm.h>
42#include <VBox/vmm/pdmapi.h>
43#include <VBox/vmm/mm.h>
44#include <VBox/vmm/em.h>
45#include <VBox/vmm/selm.h>
46#include <VBox/vmm/dbgf.h>
47#include <VBox/vmm/patm.h>
48#include <VBox/vmm/hm.h>
49#include <VBox/vmm/ssm.h>
50#include "CPUMInternal.h"
51#include <VBox/vmm/vm.h>
52
53#include <VBox/param.h>
54#include <VBox/dis.h>
55#include <VBox/err.h>
56#include <VBox/log.h>
57#include <iprt/asm-amd64-x86.h>
58#include <iprt/assert.h>
59#include <iprt/cpuset.h>
60#include <iprt/mem.h>
61#include <iprt/mp.h>
62#include <iprt/string.h>
63#include "internal/pgm.h"
64
65
66/*******************************************************************************
67* Defined Constants And Macros *
68*******************************************************************************/
69/** The current saved state version. */
70#define CPUM_SAVED_STATE_VERSION 14
71/** The current saved state version before using SSMR3PutStruct. */
72#define CPUM_SAVED_STATE_VERSION_MEM 13
73/** The saved state version before introducing the MSR size field. */
74#define CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE 12
75/** The saved state version of 3.2, 3.1 and 3.3 trunk before the hidden
76 * selector register change (CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID). */
77#define CPUM_SAVED_STATE_VERSION_VER3_2 11
78/** The saved state version of 3.0 and 3.1 trunk before the teleportation
79 * changes. */
80#define CPUM_SAVED_STATE_VERSION_VER3_0 10
81/** The saved state version for the 2.1 trunk before the MSR changes. */
82#define CPUM_SAVED_STATE_VERSION_VER2_1_NOMSR 9
83/** The saved state version of 2.0, used for backwards compatibility. */
84#define CPUM_SAVED_STATE_VERSION_VER2_0 8
85/** The saved state version of 1.6, used for backwards compatibility. */
86#define CPUM_SAVED_STATE_VERSION_VER1_6 6
87
88
89/**
90 * This was used in the saved state up to the early life of version 14.
91 *
92 * It indicates that we may have some out-of-sync hidden segement registers.
93 * It is only relevant for raw-mode.
94 */
95#define CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID RT_BIT(12)
96
97
98/*******************************************************************************
99* Structures and Typedefs *
100*******************************************************************************/
101
102/**
103 * What kind of cpu info dump to perform.
104 */
105typedef enum CPUMDUMPTYPE
106{
107 CPUMDUMPTYPE_TERSE,
108 CPUMDUMPTYPE_DEFAULT,
109 CPUMDUMPTYPE_VERBOSE
110} CPUMDUMPTYPE;
111/** Pointer to a cpu info dump type. */
112typedef CPUMDUMPTYPE *PCPUMDUMPTYPE;
113
114
115/*******************************************************************************
116* Internal Functions *
117*******************************************************************************/
118static int cpumR3CpuIdInit(PVM pVM);
119static DECLCALLBACK(int) cpumR3LiveExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uPass);
120static DECLCALLBACK(int) cpumR3SaveExec(PVM pVM, PSSMHANDLE pSSM);
121static DECLCALLBACK(int) cpumR3LoadPrep(PVM pVM, PSSMHANDLE pSSM);
122static DECLCALLBACK(int) cpumR3LoadExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass);
123static DECLCALLBACK(int) cpumR3LoadDone(PVM pVM, PSSMHANDLE pSSM);
124static DECLCALLBACK(void) cpumR3InfoAll(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
125static DECLCALLBACK(void) cpumR3InfoGuest(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
126static DECLCALLBACK(void) cpumR3InfoGuestInstr(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
127static DECLCALLBACK(void) cpumR3InfoHyper(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
128static DECLCALLBACK(void) cpumR3InfoHost(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
129static DECLCALLBACK(void) cpumR3CpuIdInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
130
131
132/*******************************************************************************
133* Global Variables *
134*******************************************************************************/
135/** Saved state field descriptors for CPUMCTX. */
136static const SSMFIELD g_aCpumCtxFields[] =
137{
138 SSMFIELD_ENTRY( CPUMCTX, fpu.FCW),
139 SSMFIELD_ENTRY( CPUMCTX, fpu.FSW),
140 SSMFIELD_ENTRY( CPUMCTX, fpu.FTW),
141 SSMFIELD_ENTRY( CPUMCTX, fpu.FOP),
142 SSMFIELD_ENTRY( CPUMCTX, fpu.FPUIP),
143 SSMFIELD_ENTRY( CPUMCTX, fpu.CS),
144 SSMFIELD_ENTRY( CPUMCTX, fpu.Rsrvd1),
145 SSMFIELD_ENTRY( CPUMCTX, fpu.FPUDP),
146 SSMFIELD_ENTRY( CPUMCTX, fpu.DS),
147 SSMFIELD_ENTRY( CPUMCTX, fpu.Rsrvd2),
148 SSMFIELD_ENTRY( CPUMCTX, fpu.MXCSR),
149 SSMFIELD_ENTRY( CPUMCTX, fpu.MXCSR_MASK),
150 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[0]),
151 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[1]),
152 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[2]),
153 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[3]),
154 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[4]),
155 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[5]),
156 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[6]),
157 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[7]),
158 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[0]),
159 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[1]),
160 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[2]),
161 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[3]),
162 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[4]),
163 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[5]),
164 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[6]),
165 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[7]),
166 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[8]),
167 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[9]),
168 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[10]),
169 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[11]),
170 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[12]),
171 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[13]),
172 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[14]),
173 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[15]),
174 SSMFIELD_ENTRY( CPUMCTX, rdi),
175 SSMFIELD_ENTRY( CPUMCTX, rsi),
176 SSMFIELD_ENTRY( CPUMCTX, rbp),
177 SSMFIELD_ENTRY( CPUMCTX, rax),
178 SSMFIELD_ENTRY( CPUMCTX, rbx),
179 SSMFIELD_ENTRY( CPUMCTX, rdx),
180 SSMFIELD_ENTRY( CPUMCTX, rcx),
181 SSMFIELD_ENTRY( CPUMCTX, rsp),
182 SSMFIELD_ENTRY( CPUMCTX, rflags),
183 SSMFIELD_ENTRY( CPUMCTX, rip),
184 SSMFIELD_ENTRY( CPUMCTX, r8),
185 SSMFIELD_ENTRY( CPUMCTX, r9),
186 SSMFIELD_ENTRY( CPUMCTX, r10),
187 SSMFIELD_ENTRY( CPUMCTX, r11),
188 SSMFIELD_ENTRY( CPUMCTX, r12),
189 SSMFIELD_ENTRY( CPUMCTX, r13),
190 SSMFIELD_ENTRY( CPUMCTX, r14),
191 SSMFIELD_ENTRY( CPUMCTX, r15),
192 SSMFIELD_ENTRY( CPUMCTX, es.Sel),
193 SSMFIELD_ENTRY( CPUMCTX, es.ValidSel),
194 SSMFIELD_ENTRY( CPUMCTX, es.fFlags),
195 SSMFIELD_ENTRY( CPUMCTX, es.u64Base),
196 SSMFIELD_ENTRY( CPUMCTX, es.u32Limit),
197 SSMFIELD_ENTRY( CPUMCTX, es.Attr),
198 SSMFIELD_ENTRY( CPUMCTX, cs.Sel),
199 SSMFIELD_ENTRY( CPUMCTX, cs.ValidSel),
200 SSMFIELD_ENTRY( CPUMCTX, cs.fFlags),
201 SSMFIELD_ENTRY( CPUMCTX, cs.u64Base),
202 SSMFIELD_ENTRY( CPUMCTX, cs.u32Limit),
203 SSMFIELD_ENTRY( CPUMCTX, cs.Attr),
204 SSMFIELD_ENTRY( CPUMCTX, ss.Sel),
205 SSMFIELD_ENTRY( CPUMCTX, ss.ValidSel),
206 SSMFIELD_ENTRY( CPUMCTX, ss.fFlags),
207 SSMFIELD_ENTRY( CPUMCTX, ss.u64Base),
208 SSMFIELD_ENTRY( CPUMCTX, ss.u32Limit),
209 SSMFIELD_ENTRY( CPUMCTX, ss.Attr),
210 SSMFIELD_ENTRY( CPUMCTX, ds.Sel),
211 SSMFIELD_ENTRY( CPUMCTX, ds.ValidSel),
212 SSMFIELD_ENTRY( CPUMCTX, ds.fFlags),
213 SSMFIELD_ENTRY( CPUMCTX, ds.u64Base),
214 SSMFIELD_ENTRY( CPUMCTX, ds.u32Limit),
215 SSMFIELD_ENTRY( CPUMCTX, ds.Attr),
216 SSMFIELD_ENTRY( CPUMCTX, fs.Sel),
217 SSMFIELD_ENTRY( CPUMCTX, fs.ValidSel),
218 SSMFIELD_ENTRY( CPUMCTX, fs.fFlags),
219 SSMFIELD_ENTRY( CPUMCTX, fs.u64Base),
220 SSMFIELD_ENTRY( CPUMCTX, fs.u32Limit),
221 SSMFIELD_ENTRY( CPUMCTX, fs.Attr),
222 SSMFIELD_ENTRY( CPUMCTX, gs.Sel),
223 SSMFIELD_ENTRY( CPUMCTX, gs.ValidSel),
224 SSMFIELD_ENTRY( CPUMCTX, gs.fFlags),
225 SSMFIELD_ENTRY( CPUMCTX, gs.u64Base),
226 SSMFIELD_ENTRY( CPUMCTX, gs.u32Limit),
227 SSMFIELD_ENTRY( CPUMCTX, gs.Attr),
228 SSMFIELD_ENTRY( CPUMCTX, cr0),
229 SSMFIELD_ENTRY( CPUMCTX, cr2),
230 SSMFIELD_ENTRY( CPUMCTX, cr3),
231 SSMFIELD_ENTRY( CPUMCTX, cr4),
232 SSMFIELD_ENTRY( CPUMCTX, dr[0]),
233 SSMFIELD_ENTRY( CPUMCTX, dr[1]),
234 SSMFIELD_ENTRY( CPUMCTX, dr[2]),
235 SSMFIELD_ENTRY( CPUMCTX, dr[3]),
236 SSMFIELD_ENTRY( CPUMCTX, dr[6]),
237 SSMFIELD_ENTRY( CPUMCTX, dr[7]),
238 SSMFIELD_ENTRY( CPUMCTX, gdtr.cbGdt),
239 SSMFIELD_ENTRY( CPUMCTX, gdtr.pGdt),
240 SSMFIELD_ENTRY( CPUMCTX, idtr.cbIdt),
241 SSMFIELD_ENTRY( CPUMCTX, idtr.pIdt),
242 SSMFIELD_ENTRY( CPUMCTX, SysEnter.cs),
243 SSMFIELD_ENTRY( CPUMCTX, SysEnter.eip),
244 SSMFIELD_ENTRY( CPUMCTX, SysEnter.esp),
245 SSMFIELD_ENTRY( CPUMCTX, msrEFER),
246 SSMFIELD_ENTRY( CPUMCTX, msrSTAR),
247 SSMFIELD_ENTRY( CPUMCTX, msrPAT),
248 SSMFIELD_ENTRY( CPUMCTX, msrLSTAR),
249 SSMFIELD_ENTRY( CPUMCTX, msrCSTAR),
250 SSMFIELD_ENTRY( CPUMCTX, msrSFMASK),
251 SSMFIELD_ENTRY( CPUMCTX, msrKERNELGSBASE),
252 /* msrApicBase is not included here, it resides in the APIC device state. */
253 SSMFIELD_ENTRY( CPUMCTX, ldtr.Sel),
254 SSMFIELD_ENTRY( CPUMCTX, ldtr.ValidSel),
255 SSMFIELD_ENTRY( CPUMCTX, ldtr.fFlags),
256 SSMFIELD_ENTRY( CPUMCTX, ldtr.u64Base),
257 SSMFIELD_ENTRY( CPUMCTX, ldtr.u32Limit),
258 SSMFIELD_ENTRY( CPUMCTX, ldtr.Attr),
259 SSMFIELD_ENTRY( CPUMCTX, tr.Sel),
260 SSMFIELD_ENTRY( CPUMCTX, tr.ValidSel),
261 SSMFIELD_ENTRY( CPUMCTX, tr.fFlags),
262 SSMFIELD_ENTRY( CPUMCTX, tr.u64Base),
263 SSMFIELD_ENTRY( CPUMCTX, tr.u32Limit),
264 SSMFIELD_ENTRY( CPUMCTX, tr.Attr),
265 SSMFIELD_ENTRY_TERM()
266};
267
268/** Saved state field descriptors for CPUMCTX in V4.1 before the hidden selector
269 * registeres changed. */
270static const SSMFIELD g_aCpumCtxFieldsMem[] =
271{
272 SSMFIELD_ENTRY( CPUMCTX, fpu.FCW),
273 SSMFIELD_ENTRY( CPUMCTX, fpu.FSW),
274 SSMFIELD_ENTRY( CPUMCTX, fpu.FTW),
275 SSMFIELD_ENTRY( CPUMCTX, fpu.FOP),
276 SSMFIELD_ENTRY( CPUMCTX, fpu.FPUIP),
277 SSMFIELD_ENTRY( CPUMCTX, fpu.CS),
278 SSMFIELD_ENTRY( CPUMCTX, fpu.Rsrvd1),
279 SSMFIELD_ENTRY( CPUMCTX, fpu.FPUDP),
280 SSMFIELD_ENTRY( CPUMCTX, fpu.DS),
281 SSMFIELD_ENTRY( CPUMCTX, fpu.Rsrvd2),
282 SSMFIELD_ENTRY( CPUMCTX, fpu.MXCSR),
283 SSMFIELD_ENTRY( CPUMCTX, fpu.MXCSR_MASK),
284 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[0]),
285 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[1]),
286 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[2]),
287 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[3]),
288 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[4]),
289 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[5]),
290 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[6]),
291 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[7]),
292 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[0]),
293 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[1]),
294 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[2]),
295 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[3]),
296 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[4]),
297 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[5]),
298 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[6]),
299 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[7]),
300 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[8]),
301 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[9]),
302 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[10]),
303 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[11]),
304 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[12]),
305 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[13]),
306 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[14]),
307 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[15]),
308 SSMFIELD_ENTRY_IGNORE( CPUMCTX, fpu.au32RsrvdRest),
309 SSMFIELD_ENTRY( CPUMCTX, rdi),
310 SSMFIELD_ENTRY( CPUMCTX, rsi),
311 SSMFIELD_ENTRY( CPUMCTX, rbp),
312 SSMFIELD_ENTRY( CPUMCTX, rax),
313 SSMFIELD_ENTRY( CPUMCTX, rbx),
314 SSMFIELD_ENTRY( CPUMCTX, rdx),
315 SSMFIELD_ENTRY( CPUMCTX, rcx),
316 SSMFIELD_ENTRY( CPUMCTX, rsp),
317 SSMFIELD_ENTRY_OLD( lss_esp, sizeof(uint32_t)),
318 SSMFIELD_ENTRY( CPUMCTX, ss.Sel),
319 SSMFIELD_ENTRY_OLD( ssPadding, sizeof(uint16_t)),
320 SSMFIELD_ENTRY( CPUMCTX, gs.Sel),
321 SSMFIELD_ENTRY_OLD( gsPadding, sizeof(uint16_t)),
322 SSMFIELD_ENTRY( CPUMCTX, fs.Sel),
323 SSMFIELD_ENTRY_OLD( fsPadding, sizeof(uint16_t)),
324 SSMFIELD_ENTRY( CPUMCTX, es.Sel),
325 SSMFIELD_ENTRY_OLD( esPadding, sizeof(uint16_t)),
326 SSMFIELD_ENTRY( CPUMCTX, ds.Sel),
327 SSMFIELD_ENTRY_OLD( dsPadding, sizeof(uint16_t)),
328 SSMFIELD_ENTRY( CPUMCTX, cs.Sel),
329 SSMFIELD_ENTRY_OLD( csPadding, sizeof(uint16_t)*3),
330 SSMFIELD_ENTRY( CPUMCTX, rflags),
331 SSMFIELD_ENTRY( CPUMCTX, rip),
332 SSMFIELD_ENTRY( CPUMCTX, r8),
333 SSMFIELD_ENTRY( CPUMCTX, r9),
334 SSMFIELD_ENTRY( CPUMCTX, r10),
335 SSMFIELD_ENTRY( CPUMCTX, r11),
336 SSMFIELD_ENTRY( CPUMCTX, r12),
337 SSMFIELD_ENTRY( CPUMCTX, r13),
338 SSMFIELD_ENTRY( CPUMCTX, r14),
339 SSMFIELD_ENTRY( CPUMCTX, r15),
340 SSMFIELD_ENTRY( CPUMCTX, es.u64Base),
341 SSMFIELD_ENTRY( CPUMCTX, es.u32Limit),
342 SSMFIELD_ENTRY( CPUMCTX, es.Attr),
343 SSMFIELD_ENTRY( CPUMCTX, cs.u64Base),
344 SSMFIELD_ENTRY( CPUMCTX, cs.u32Limit),
345 SSMFIELD_ENTRY( CPUMCTX, cs.Attr),
346 SSMFIELD_ENTRY( CPUMCTX, ss.u64Base),
347 SSMFIELD_ENTRY( CPUMCTX, ss.u32Limit),
348 SSMFIELD_ENTRY( CPUMCTX, ss.Attr),
349 SSMFIELD_ENTRY( CPUMCTX, ds.u64Base),
350 SSMFIELD_ENTRY( CPUMCTX, ds.u32Limit),
351 SSMFIELD_ENTRY( CPUMCTX, ds.Attr),
352 SSMFIELD_ENTRY( CPUMCTX, fs.u64Base),
353 SSMFIELD_ENTRY( CPUMCTX, fs.u32Limit),
354 SSMFIELD_ENTRY( CPUMCTX, fs.Attr),
355 SSMFIELD_ENTRY( CPUMCTX, gs.u64Base),
356 SSMFIELD_ENTRY( CPUMCTX, gs.u32Limit),
357 SSMFIELD_ENTRY( CPUMCTX, gs.Attr),
358 SSMFIELD_ENTRY( CPUMCTX, cr0),
359 SSMFIELD_ENTRY( CPUMCTX, cr2),
360 SSMFIELD_ENTRY( CPUMCTX, cr3),
361 SSMFIELD_ENTRY( CPUMCTX, cr4),
362 SSMFIELD_ENTRY( CPUMCTX, dr[0]),
363 SSMFIELD_ENTRY( CPUMCTX, dr[1]),
364 SSMFIELD_ENTRY( CPUMCTX, dr[2]),
365 SSMFIELD_ENTRY( CPUMCTX, dr[3]),
366 SSMFIELD_ENTRY_OLD( dr[4], sizeof(uint64_t)),
367 SSMFIELD_ENTRY_OLD( dr[5], sizeof(uint64_t)),
368 SSMFIELD_ENTRY( CPUMCTX, dr[6]),
369 SSMFIELD_ENTRY( CPUMCTX, dr[7]),
370 SSMFIELD_ENTRY( CPUMCTX, gdtr.cbGdt),
371 SSMFIELD_ENTRY( CPUMCTX, gdtr.pGdt),
372 SSMFIELD_ENTRY_OLD( gdtrPadding, sizeof(uint16_t)),
373 SSMFIELD_ENTRY( CPUMCTX, idtr.cbIdt),
374 SSMFIELD_ENTRY( CPUMCTX, idtr.pIdt),
375 SSMFIELD_ENTRY_OLD( idtrPadding, sizeof(uint16_t)),
376 SSMFIELD_ENTRY( CPUMCTX, ldtr.Sel),
377 SSMFIELD_ENTRY_OLD( ldtrPadding, sizeof(uint16_t)),
378 SSMFIELD_ENTRY( CPUMCTX, tr.Sel),
379 SSMFIELD_ENTRY_OLD( trPadding, sizeof(uint16_t)),
380 SSMFIELD_ENTRY( CPUMCTX, SysEnter.cs),
381 SSMFIELD_ENTRY( CPUMCTX, SysEnter.eip),
382 SSMFIELD_ENTRY( CPUMCTX, SysEnter.esp),
383 SSMFIELD_ENTRY( CPUMCTX, msrEFER),
384 SSMFIELD_ENTRY( CPUMCTX, msrSTAR),
385 SSMFIELD_ENTRY( CPUMCTX, msrPAT),
386 SSMFIELD_ENTRY( CPUMCTX, msrLSTAR),
387 SSMFIELD_ENTRY( CPUMCTX, msrCSTAR),
388 SSMFIELD_ENTRY( CPUMCTX, msrSFMASK),
389 SSMFIELD_ENTRY( CPUMCTX, msrKERNELGSBASE),
390 SSMFIELD_ENTRY( CPUMCTX, ldtr.u64Base),
391 SSMFIELD_ENTRY( CPUMCTX, ldtr.u32Limit),
392 SSMFIELD_ENTRY( CPUMCTX, ldtr.Attr),
393 SSMFIELD_ENTRY( CPUMCTX, tr.u64Base),
394 SSMFIELD_ENTRY( CPUMCTX, tr.u32Limit),
395 SSMFIELD_ENTRY( CPUMCTX, tr.Attr),
396 SSMFIELD_ENTRY_TERM()
397};
398
399/** Saved state field descriptors for CPUMCTX_VER1_6. */
400static const SSMFIELD g_aCpumCtxFieldsV16[] =
401{
402 SSMFIELD_ENTRY( CPUMCTX, fpu.FCW),
403 SSMFIELD_ENTRY( CPUMCTX, fpu.FSW),
404 SSMFIELD_ENTRY( CPUMCTX, fpu.FTW),
405 SSMFIELD_ENTRY( CPUMCTX, fpu.FOP),
406 SSMFIELD_ENTRY( CPUMCTX, fpu.FPUIP),
407 SSMFIELD_ENTRY( CPUMCTX, fpu.CS),
408 SSMFIELD_ENTRY( CPUMCTX, fpu.Rsrvd1),
409 SSMFIELD_ENTRY( CPUMCTX, fpu.FPUDP),
410 SSMFIELD_ENTRY( CPUMCTX, fpu.DS),
411 SSMFIELD_ENTRY( CPUMCTX, fpu.Rsrvd2),
412 SSMFIELD_ENTRY( CPUMCTX, fpu.MXCSR),
413 SSMFIELD_ENTRY( CPUMCTX, fpu.MXCSR_MASK),
414 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[0]),
415 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[1]),
416 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[2]),
417 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[3]),
418 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[4]),
419 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[5]),
420 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[6]),
421 SSMFIELD_ENTRY( CPUMCTX, fpu.aRegs[7]),
422 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[0]),
423 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[1]),
424 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[2]),
425 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[3]),
426 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[4]),
427 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[5]),
428 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[6]),
429 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[7]),
430 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[8]),
431 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[9]),
432 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[10]),
433 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[11]),
434 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[12]),
435 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[13]),
436 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[14]),
437 SSMFIELD_ENTRY( CPUMCTX, fpu.aXMM[15]),
438 SSMFIELD_ENTRY_IGNORE( CPUMCTX, fpu.au32RsrvdRest),
439 SSMFIELD_ENTRY( CPUMCTX, rdi),
440 SSMFIELD_ENTRY( CPUMCTX, rsi),
441 SSMFIELD_ENTRY( CPUMCTX, rbp),
442 SSMFIELD_ENTRY( CPUMCTX, rax),
443 SSMFIELD_ENTRY( CPUMCTX, rbx),
444 SSMFIELD_ENTRY( CPUMCTX, rdx),
445 SSMFIELD_ENTRY( CPUMCTX, rcx),
446 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, rsp),
447 SSMFIELD_ENTRY( CPUMCTX, ss.Sel),
448 SSMFIELD_ENTRY_OLD( ssPadding, sizeof(uint16_t)),
449 SSMFIELD_ENTRY_OLD( CPUMCTX, sizeof(uint64_t) /*rsp_notused*/),
450 SSMFIELD_ENTRY( CPUMCTX, gs.Sel),
451 SSMFIELD_ENTRY_OLD( gsPadding, sizeof(uint16_t)),
452 SSMFIELD_ENTRY( CPUMCTX, fs.Sel),
453 SSMFIELD_ENTRY_OLD( fsPadding, sizeof(uint16_t)),
454 SSMFIELD_ENTRY( CPUMCTX, es.Sel),
455 SSMFIELD_ENTRY_OLD( esPadding, sizeof(uint16_t)),
456 SSMFIELD_ENTRY( CPUMCTX, ds.Sel),
457 SSMFIELD_ENTRY_OLD( dsPadding, sizeof(uint16_t)),
458 SSMFIELD_ENTRY( CPUMCTX, cs.Sel),
459 SSMFIELD_ENTRY_OLD( csPadding, sizeof(uint16_t)*3),
460 SSMFIELD_ENTRY( CPUMCTX, rflags),
461 SSMFIELD_ENTRY( CPUMCTX, rip),
462 SSMFIELD_ENTRY( CPUMCTX, r8),
463 SSMFIELD_ENTRY( CPUMCTX, r9),
464 SSMFIELD_ENTRY( CPUMCTX, r10),
465 SSMFIELD_ENTRY( CPUMCTX, r11),
466 SSMFIELD_ENTRY( CPUMCTX, r12),
467 SSMFIELD_ENTRY( CPUMCTX, r13),
468 SSMFIELD_ENTRY( CPUMCTX, r14),
469 SSMFIELD_ENTRY( CPUMCTX, r15),
470 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, es.u64Base),
471 SSMFIELD_ENTRY( CPUMCTX, es.u32Limit),
472 SSMFIELD_ENTRY( CPUMCTX, es.Attr),
473 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, cs.u64Base),
474 SSMFIELD_ENTRY( CPUMCTX, cs.u32Limit),
475 SSMFIELD_ENTRY( CPUMCTX, cs.Attr),
476 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, ss.u64Base),
477 SSMFIELD_ENTRY( CPUMCTX, ss.u32Limit),
478 SSMFIELD_ENTRY( CPUMCTX, ss.Attr),
479 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, ds.u64Base),
480 SSMFIELD_ENTRY( CPUMCTX, ds.u32Limit),
481 SSMFIELD_ENTRY( CPUMCTX, ds.Attr),
482 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, fs.u64Base),
483 SSMFIELD_ENTRY( CPUMCTX, fs.u32Limit),
484 SSMFIELD_ENTRY( CPUMCTX, fs.Attr),
485 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, gs.u64Base),
486 SSMFIELD_ENTRY( CPUMCTX, gs.u32Limit),
487 SSMFIELD_ENTRY( CPUMCTX, gs.Attr),
488 SSMFIELD_ENTRY( CPUMCTX, cr0),
489 SSMFIELD_ENTRY( CPUMCTX, cr2),
490 SSMFIELD_ENTRY( CPUMCTX, cr3),
491 SSMFIELD_ENTRY( CPUMCTX, cr4),
492 SSMFIELD_ENTRY_OLD( cr8, sizeof(uint64_t)),
493 SSMFIELD_ENTRY( CPUMCTX, dr[0]),
494 SSMFIELD_ENTRY( CPUMCTX, dr[1]),
495 SSMFIELD_ENTRY( CPUMCTX, dr[2]),
496 SSMFIELD_ENTRY( CPUMCTX, dr[3]),
497 SSMFIELD_ENTRY_OLD( dr[4], sizeof(uint64_t)),
498 SSMFIELD_ENTRY_OLD( dr[5], sizeof(uint64_t)),
499 SSMFIELD_ENTRY( CPUMCTX, dr[6]),
500 SSMFIELD_ENTRY( CPUMCTX, dr[7]),
501 SSMFIELD_ENTRY( CPUMCTX, gdtr.cbGdt),
502 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, gdtr.pGdt),
503 SSMFIELD_ENTRY_OLD( gdtrPadding, sizeof(uint16_t)),
504 SSMFIELD_ENTRY_OLD( gdtrPadding64, sizeof(uint64_t)),
505 SSMFIELD_ENTRY( CPUMCTX, idtr.cbIdt),
506 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, idtr.pIdt),
507 SSMFIELD_ENTRY_OLD( idtrPadding, sizeof(uint16_t)),
508 SSMFIELD_ENTRY_OLD( idtrPadding64, sizeof(uint64_t)),
509 SSMFIELD_ENTRY( CPUMCTX, ldtr.Sel),
510 SSMFIELD_ENTRY_OLD( ldtrPadding, sizeof(uint16_t)),
511 SSMFIELD_ENTRY( CPUMCTX, tr.Sel),
512 SSMFIELD_ENTRY_OLD( trPadding, sizeof(uint16_t)),
513 SSMFIELD_ENTRY( CPUMCTX, SysEnter.cs),
514 SSMFIELD_ENTRY( CPUMCTX, SysEnter.eip),
515 SSMFIELD_ENTRY( CPUMCTX, SysEnter.esp),
516 SSMFIELD_ENTRY( CPUMCTX, msrEFER),
517 SSMFIELD_ENTRY( CPUMCTX, msrSTAR),
518 SSMFIELD_ENTRY( CPUMCTX, msrPAT),
519 SSMFIELD_ENTRY( CPUMCTX, msrLSTAR),
520 SSMFIELD_ENTRY( CPUMCTX, msrCSTAR),
521 SSMFIELD_ENTRY( CPUMCTX, msrSFMASK),
522 SSMFIELD_ENTRY_OLD( msrFSBASE, sizeof(uint64_t)),
523 SSMFIELD_ENTRY_OLD( msrGSBASE, sizeof(uint64_t)),
524 SSMFIELD_ENTRY( CPUMCTX, msrKERNELGSBASE),
525 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, ldtr.u64Base),
526 SSMFIELD_ENTRY( CPUMCTX, ldtr.u32Limit),
527 SSMFIELD_ENTRY( CPUMCTX, ldtr.Attr),
528 SSMFIELD_ENTRY_U32_ZX_U64( CPUMCTX, tr.u64Base),
529 SSMFIELD_ENTRY( CPUMCTX, tr.u32Limit),
530 SSMFIELD_ENTRY( CPUMCTX, tr.Attr),
531 SSMFIELD_ENTRY_OLD( padding, sizeof(uint32_t)*2),
532 SSMFIELD_ENTRY_TERM()
533};
534
535
536/**
537 * Checks for partial/leaky FXSAVE/FXRSTOR handling on AMD CPUs.
538 *
539 * AMD K7, K8 and newer AMD CPUs do not save/restore the x87 error
540 * pointers (last instruction pointer, last data pointer, last opcode)
541 * except when the ES bit (Exception Summary) in x87 FSW (FPU Status
542 * Word) is set. Thus if we don't clear these registers there is
543 * potential, local FPU leakage from a process using the FPU to
544 * another.
545 *
546 * See AMD Instruction Reference for FXSAVE, FXRSTOR.
547 *
548 * @param pVM Pointer to the VM.
549 */
550static void cpumR3CheckLeakyFpu(PVM pVM)
551{
552 uint32_t u32CpuVersion = ASMCpuId_EAX(1);
553 uint32_t const u32Family = u32CpuVersion >> 8;
554 if ( u32Family >= 6 /* K7 and higher */
555 && ASMIsAmdCpu())
556 {
557 uint32_t cExt = ASMCpuId_EAX(0x80000000);
558 if (ASMIsValidExtRange(cExt))
559 {
560 uint32_t fExtFeaturesEDX = ASMCpuId_EDX(0x80000001);
561 if (fExtFeaturesEDX & X86_CPUID_AMD_FEATURE_EDX_FFXSR)
562 {
563 for (VMCPUID i = 0; i < pVM->cCpus; i++)
564 pVM->aCpus[i].cpum.s.fUseFlags |= CPUM_USE_FFXSR_LEAKY;
565 Log(("CPUMR3Init: host CPU has leaky fxsave/fxrstor behaviour\n"));
566 }
567 }
568 }
569}
570
571
572/**
573 * Initializes the CPUM.
574 *
575 * @returns VBox status code.
576 * @param pVM Pointer to the VM.
577 */
578VMMR3DECL(int) CPUMR3Init(PVM pVM)
579{
580 LogFlow(("CPUMR3Init\n"));
581
582 /*
583 * Assert alignment, sizes and tables.
584 */
585 AssertCompileMemberAlignment(VM, cpum.s, 32);
586 AssertCompile(sizeof(pVM->cpum.s) <= sizeof(pVM->cpum.padding));
587 AssertCompileSizeAlignment(CPUMCTX, 64);
588 AssertCompileSizeAlignment(CPUMCTXMSRS, 64);
589 AssertCompileSizeAlignment(CPUMHOSTCTX, 64);
590 AssertCompileMemberAlignment(VM, cpum, 64);
591 AssertCompileMemberAlignment(VM, aCpus, 64);
592 AssertCompileMemberAlignment(VMCPU, cpum.s, 64);
593 AssertCompileMemberSizeAlignment(VM, aCpus[0].cpum.s, 64);
594#ifdef VBOX_STRICT
595 int rc2 = cpumR3MsrStrictInitChecks();
596 AssertRCReturn(rc2, rc2);
597#endif
598
599 /* Calculate the offset from CPUM to CPUMCPU for the first CPU. */
600 pVM->cpum.s.offCPUMCPU0 = RT_OFFSETOF(VM, aCpus[0].cpum) - RT_OFFSETOF(VM, cpum);
601 Assert((uintptr_t)&pVM->cpum + pVM->cpum.s.offCPUMCPU0 == (uintptr_t)&pVM->aCpus[0].cpum);
602
603
604 /* Calculate the offset from CPUMCPU to CPUM. */
605 for (VMCPUID i = 0; i < pVM->cCpus; i++)
606 {
607 PVMCPU pVCpu = &pVM->aCpus[i];
608
609 pVCpu->cpum.s.offCPUM = RT_OFFSETOF(VM, aCpus[i].cpum) - RT_OFFSETOF(VM, cpum);
610 Assert((uintptr_t)&pVCpu->cpum - pVCpu->cpum.s.offCPUM == (uintptr_t)&pVM->cpum);
611 }
612
613 /*
614 * Check that the CPU supports the minimum features we require.
615 */
616 if (!ASMHasCpuId())
617 {
618 Log(("The CPU doesn't support CPUID!\n"));
619 return VERR_UNSUPPORTED_CPU;
620 }
621 ASMCpuId_ECX_EDX(1, &pVM->cpum.s.CPUFeatures.ecx, &pVM->cpum.s.CPUFeatures.edx);
622 ASMCpuId_ECX_EDX(0x80000001, &pVM->cpum.s.CPUFeaturesExt.ecx, &pVM->cpum.s.CPUFeaturesExt.edx);
623
624 /* Setup the CR4 AND and OR masks used in the switcher */
625 /* Depends on the presence of FXSAVE(SSE) support on the host CPU */
626 if (!pVM->cpum.s.CPUFeatures.edx.u1FXSR)
627 {
628 Log(("The CPU doesn't support FXSAVE/FXRSTOR!\n"));
629 /* No FXSAVE implies no SSE */
630 pVM->cpum.s.CR4.AndMask = X86_CR4_PVI | X86_CR4_VME;
631 pVM->cpum.s.CR4.OrMask = 0;
632 }
633 else
634 {
635 pVM->cpum.s.CR4.AndMask = X86_CR4_OSXMMEEXCPT | X86_CR4_PVI | X86_CR4_VME;
636 pVM->cpum.s.CR4.OrMask = X86_CR4_OSFSXR;
637 }
638
639 if (!pVM->cpum.s.CPUFeatures.edx.u1MMX)
640 {
641 Log(("The CPU doesn't support MMX!\n"));
642 return VERR_UNSUPPORTED_CPU;
643 }
644 if (!pVM->cpum.s.CPUFeatures.edx.u1TSC)
645 {
646 Log(("The CPU doesn't support TSC!\n"));
647 return VERR_UNSUPPORTED_CPU;
648 }
649 /* Bogus on AMD? */
650 if (!pVM->cpum.s.CPUFeatures.edx.u1SEP)
651 Log(("The CPU doesn't support SYSENTER/SYSEXIT!\n"));
652
653 /*
654 * Gather info about the host CPU.
655 */
656 PCPUMCPUIDLEAF paLeaves;
657 uint32_t cLeaves;
658 int rc = CPUMR3CpuIdCollectLeaves(&paLeaves, &cLeaves);
659 AssertLogRelRCReturn(rc, rc);
660
661 rc = cpumR3CpuIdExplodeFeatures(paLeaves, cLeaves, &pVM->cpum.s.HostFeatures);
662 RTMemFree(paLeaves);
663 AssertLogRelRCReturn(rc, rc);
664 pVM->cpum.s.GuestFeatures.enmCpuVendor = pVM->cpum.s.HostFeatures.enmCpuVendor;
665
666 /*
667 * Setup hypervisor startup values.
668 */
669
670 /*
671 * Register saved state data item.
672 */
673 rc = SSMR3RegisterInternal(pVM, "cpum", 1, CPUM_SAVED_STATE_VERSION, sizeof(CPUM),
674 NULL, cpumR3LiveExec, NULL,
675 NULL, cpumR3SaveExec, NULL,
676 cpumR3LoadPrep, cpumR3LoadExec, cpumR3LoadDone);
677 if (RT_FAILURE(rc))
678 return rc;
679
680 /*
681 * Register info handlers and registers with the debugger facility.
682 */
683 DBGFR3InfoRegisterInternal(pVM, "cpum", "Displays the all the cpu states.", &cpumR3InfoAll);
684 DBGFR3InfoRegisterInternal(pVM, "cpumguest", "Displays the guest cpu state.", &cpumR3InfoGuest);
685 DBGFR3InfoRegisterInternal(pVM, "cpumhyper", "Displays the hypervisor cpu state.", &cpumR3InfoHyper);
686 DBGFR3InfoRegisterInternal(pVM, "cpumhost", "Displays the host cpu state.", &cpumR3InfoHost);
687 DBGFR3InfoRegisterInternal(pVM, "cpuid", "Displays the guest cpuid leaves.", &cpumR3CpuIdInfo);
688 DBGFR3InfoRegisterInternal(pVM, "cpumguestinstr", "Displays the current guest instruction.", &cpumR3InfoGuestInstr);
689
690 rc = cpumR3DbgInit(pVM);
691 if (RT_FAILURE(rc))
692 return rc;
693
694 /*
695 * Check if we need to workaround partial/leaky FPU handling.
696 */
697 cpumR3CheckLeakyFpu(pVM);
698
699 /*
700 * Initialize the Guest CPUID state.
701 */
702 rc = cpumR3CpuIdInit(pVM);
703 if (RT_FAILURE(rc))
704 return rc;
705 CPUMR3Reset(pVM);
706 return VINF_SUCCESS;
707}
708
709
710/**
711 * Loads MSR range overrides.
712 *
713 * This must be called before the MSR ranges are moved from the normal heap to
714 * the hyper heap!
715 *
716 * @returns VBox status code (VMSetError called).
717 * @param pVM Pointer to the cross context VM structure
718 * @param pMsrNode The CFGM node with the MSR overrides.
719 */
720static int cpumR3LoadMsrOverrides(PVM pVM, PCFGMNODE pMsrNode)
721{
722 for (PCFGMNODE pNode = CFGMR3GetFirstChild(pMsrNode); pNode; pNode = CFGMR3GetNextChild(pNode))
723 {
724 /*
725 * Assemble a valid MSR range.
726 */
727 CPUMMSRRANGE MsrRange;
728 MsrRange.offCpumCpu = 0;
729 MsrRange.fReserved = 0;
730
731 int rc = CFGMR3GetName(pNode, MsrRange.szName, sizeof(MsrRange.szName));
732 if (RT_FAILURE(rc))
733 return VMSetError(pVM, rc, RT_SRC_POS, "Invalid MSR entry (name is probably too long): %Rrc\n", rc);
734
735 rc = CFGMR3QueryU32(pNode, "First", &MsrRange.uFirst);
736 if (RT_FAILURE(rc))
737 return VMSetError(pVM, rc, RT_SRC_POS, "Invalid MSR entry '%s': Error querying mandatory 'First' value: %Rrc\n",
738 MsrRange.szName, rc);
739
740 rc = CFGMR3QueryU32Def(pNode, "Last", &MsrRange.uLast, MsrRange.uFirst);
741 if (RT_FAILURE(rc))
742 return VMSetError(pVM, rc, RT_SRC_POS, "Invalid MSR entry '%s': Error querying 'Last' value: %Rrc\n",
743 MsrRange.szName, rc);
744
745 char szType[32];
746 rc = CFGMR3QueryStringDef(pNode, "Type", szType, sizeof(szType), "FixedValue");
747 if (RT_FAILURE(rc))
748 return VMSetError(pVM, rc, RT_SRC_POS, "Invalid MSR entry '%s': Error querying 'Type' value: %Rrc\n",
749 MsrRange.szName, rc);
750 if (!RTStrICmp(szType, "FixedValue"))
751 {
752 MsrRange.enmRdFn = kCpumMsrRdFn_FixedValue;
753 MsrRange.enmWrFn = kCpumMsrWrFn_IgnoreWrite;
754
755 rc = CFGMR3QueryU64Def(pNode, "Value", &MsrRange.uValue, 0);
756 if (RT_FAILURE(rc))
757 return VMSetError(pVM, rc, RT_SRC_POS, "Invalid MSR entry '%s': Error querying 'Value' value: %Rrc\n",
758 MsrRange.szName, rc);
759
760 rc = CFGMR3QueryU64Def(pNode, "WrGpMask", &MsrRange.fWrGpMask, 0);
761 if (RT_FAILURE(rc))
762 return VMSetError(pVM, rc, RT_SRC_POS, "Invalid MSR entry '%s': Error querying 'WrGpMask' value: %Rrc\n",
763 MsrRange.szName, rc);
764
765 rc = CFGMR3QueryU64Def(pNode, "WrIgnMask", &MsrRange.fWrIgnMask, 0);
766 if (RT_FAILURE(rc))
767 return VMSetError(pVM, rc, RT_SRC_POS, "Invalid MSR entry '%s': Error querying 'WrIgnMask' value: %Rrc\n",
768 MsrRange.szName, rc);
769 }
770 else
771 return VMSetError(pVM, VERR_INVALID_PARAMETER, RT_SRC_POS,
772 "Invalid MSR entry '%s': Unknown type '%s'\n", MsrRange.szName, szType);
773
774 /*
775 * Insert the range into the table (replaces/splits/shrinks existing
776 * MSR ranges).
777 */
778 rc = cpumR3MsrRangesInsert(&pVM->cpum.s.GuestInfo.paMsrRangesR3, &pVM->cpum.s.GuestInfo.cMsrRanges, &MsrRange);
779 if (RT_FAILURE(rc))
780 return VMSetError(pVM, rc, RT_SRC_POS, "Error adding MSR entry '%s': %Rrc\n", MsrRange.szName, rc);
781 }
782
783 return VINF_SUCCESS;
784}
785
786
787/**
788 * Loads CPUID leaf overrides.
789 *
790 * This must be called before the CPUID leaves are moved from the normal
791 * heap to the hyper heap!
792 *
793 * @returns VBox status code (VMSetError called).
794 * @param pVM Pointer to the cross context VM structure
795 * @param pParentNode The CFGM node with the CPUID leaves.
796 * @param pszLabel How to label the overrides we're loading.
797 */
798static int cpumR3LoadCpuIdOverrides(PVM pVM, PCFGMNODE pParentNode, const char *pszLabel)
799{
800 for (PCFGMNODE pNode = CFGMR3GetFirstChild(pParentNode); pNode; pNode = CFGMR3GetNextChild(pNode))
801 {
802 /*
803 * Get the leaf and subleaf numbers.
804 */
805 char szName[128];
806 int rc = CFGMR3GetName(pNode, szName, sizeof(szName));
807 if (RT_FAILURE(rc))
808 return VMSetError(pVM, rc, RT_SRC_POS, "Invalid %s entry (name is probably too long): %Rrc\n", pszLabel, rc);
809
810 /* The leaf number is either specified directly or thru the node name. */
811 uint32_t uLeaf;
812 rc = CFGMR3QueryU32(pNode, "Leaf", &uLeaf);
813 if (rc == VERR_CFGM_VALUE_NOT_FOUND)
814 {
815 rc = RTStrToUInt32Full(szName, 16, &uLeaf);
816 if (rc != VINF_SUCCESS)
817 return VMSetError(pVM, VERR_INVALID_NAME, RT_SRC_POS,
818 "Invalid %s entry: Invalid leaf number: '%s' \n", pszLabel, szName);
819 }
820 else if (RT_FAILURE(rc))
821 return VMSetError(pVM, rc, RT_SRC_POS, "Invalid %s entry '%s': Error querying 'Leaf' value: %Rrc\n",
822 pszLabel, szName, rc);
823
824 uint32_t uSubLeaf;
825 rc = CFGMR3QueryU32Def(pNode, "SubLeaf", &uSubLeaf, 0);
826 if (RT_FAILURE(rc))
827 return VMSetError(pVM, rc, RT_SRC_POS, "Invalid %s entry '%s': Error querying 'SubLeaf' value: %Rrc\n",
828 pszLabel, szName, rc);
829
830 uint32_t fSubLeafMask;
831 rc = CFGMR3QueryU32Def(pNode, "SubLeafMask", &fSubLeafMask, 0);
832 if (RT_FAILURE(rc))
833 return VMSetError(pVM, rc, RT_SRC_POS, "Invalid %s entry '%s': Error querying 'SubLeafMask' value: %Rrc\n",
834 pszLabel, szName, rc);
835
836 /*
837 * Look up the specified leaf, since the output register values
838 * defaults to any existing values. This allows overriding a single
839 * register, without needing to know the other values.
840 */
841 PCCPUMCPUIDLEAF pLeaf = cpumR3CpuIdGetLeaf(pVM->cpum.s.GuestInfo.paCpuIdLeavesR3, pVM->cpum.s.GuestInfo.cCpuIdLeaves,
842 uLeaf, uSubLeaf);
843 CPUMCPUIDLEAF Leaf;
844 if (pLeaf)
845 Leaf = *pLeaf;
846 else
847 RT_ZERO(Leaf);
848 Leaf.uLeaf = uLeaf;
849 Leaf.uSubLeaf = uSubLeaf;
850 Leaf.fSubLeafMask = fSubLeafMask;
851
852 rc = CFGMR3QueryU32Def(pNode, "eax", &Leaf.uEax, Leaf.uEax);
853 if (RT_FAILURE(rc))
854 return VMSetError(pVM, rc, RT_SRC_POS, "Invalid %s entry '%s': Error querying 'eax' value: %Rrc\n",
855 pszLabel, szName, rc);
856 rc = CFGMR3QueryU32Def(pNode, "ebx", &Leaf.uEbx, Leaf.uEbx);
857 if (RT_FAILURE(rc))
858 return VMSetError(pVM, rc, RT_SRC_POS, "Invalid %s entry '%s': Error querying 'ebx' value: %Rrc\n",
859 pszLabel, szName, rc);
860 rc = CFGMR3QueryU32Def(pNode, "ecx", &Leaf.uEcx, Leaf.uEcx);
861 if (RT_FAILURE(rc))
862 return VMSetError(pVM, rc, RT_SRC_POS, "Invalid %s entry '%s': Error querying 'ecx' value: %Rrc\n",
863 pszLabel, szName, rc);
864 rc = CFGMR3QueryU32Def(pNode, "edx", &Leaf.uEdx, Leaf.uEdx);
865 if (RT_FAILURE(rc))
866 return VMSetError(pVM, rc, RT_SRC_POS, "Invalid %s entry '%s': Error querying 'edx' value: %Rrc\n",
867 pszLabel, szName, rc);
868
869 /*
870 * Insert the leaf into the table (replaces existing ones).
871 */
872 rc = cpumR3CpuIdInsert(&pVM->cpum.s.GuestInfo.paCpuIdLeavesR3, &pVM->cpum.s.GuestInfo.cCpuIdLeaves, &Leaf);
873 if (RT_FAILURE(rc))
874 return VMSetError(pVM, rc, RT_SRC_POS, "Error adding CPUID leaf entry '%s': %Rrc\n", szName, rc);
875 }
876
877 return VINF_SUCCESS;
878}
879
880
881
882/**
883 * Fetches overrides for a CPUID leaf.
884 *
885 * @returns VBox status code.
886 * @param pLeaf The leaf to load the overrides into.
887 * @param pCfgNode The CFGM node containing the overrides
888 * (/CPUM/HostCPUID/ or /CPUM/CPUID/).
889 * @param iLeaf The CPUID leaf number.
890 */
891static int cpumR3CpuIdFetchLeafOverride(PCPUMCPUID pLeaf, PCFGMNODE pCfgNode, uint32_t iLeaf)
892{
893 PCFGMNODE pLeafNode = CFGMR3GetChildF(pCfgNode, "%RX32", iLeaf);
894 if (pLeafNode)
895 {
896 uint32_t u32;
897 int rc = CFGMR3QueryU32(pLeafNode, "eax", &u32);
898 if (RT_SUCCESS(rc))
899 pLeaf->eax = u32;
900 else
901 AssertReturn(rc == VERR_CFGM_VALUE_NOT_FOUND, rc);
902
903 rc = CFGMR3QueryU32(pLeafNode, "ebx", &u32);
904 if (RT_SUCCESS(rc))
905 pLeaf->ebx = u32;
906 else
907 AssertReturn(rc == VERR_CFGM_VALUE_NOT_FOUND, rc);
908
909 rc = CFGMR3QueryU32(pLeafNode, "ecx", &u32);
910 if (RT_SUCCESS(rc))
911 pLeaf->ecx = u32;
912 else
913 AssertReturn(rc == VERR_CFGM_VALUE_NOT_FOUND, rc);
914
915 rc = CFGMR3QueryU32(pLeafNode, "edx", &u32);
916 if (RT_SUCCESS(rc))
917 pLeaf->edx = u32;
918 else
919 AssertReturn(rc == VERR_CFGM_VALUE_NOT_FOUND, rc);
920
921 }
922 return VINF_SUCCESS;
923}
924
925
926/**
927 * Load the overrides for a set of CPUID leaves.
928 *
929 * @returns VBox status code.
930 * @param paLeaves The leaf array.
931 * @param cLeaves The number of leaves.
932 * @param uStart The start leaf number.
933 * @param pCfgNode The CFGM node containing the overrides
934 * (/CPUM/HostCPUID/ or /CPUM/CPUID/).
935 */
936static int cpumR3CpuIdInitLoadOverrideSet(uint32_t uStart, PCPUMCPUID paLeaves, uint32_t cLeaves, PCFGMNODE pCfgNode)
937{
938 for (uint32_t i = 0; i < cLeaves; i++)
939 {
940 int rc = cpumR3CpuIdFetchLeafOverride(&paLeaves[i], pCfgNode, uStart + i);
941 if (RT_FAILURE(rc))
942 return rc;
943 }
944
945 return VINF_SUCCESS;
946}
947
948/**
949 * Init a set of host CPUID leaves.
950 *
951 * @returns VBox status code.
952 * @param paLeaves The leaf array.
953 * @param cLeaves The number of leaves.
954 * @param uStart The start leaf number.
955 * @param pCfgNode The /CPUM/HostCPUID/ node.
956 */
957static int cpumR3CpuIdInitHostSet(uint32_t uStart, PCPUMCPUID paLeaves, uint32_t cLeaves, PCFGMNODE pCfgNode)
958{
959 /* Using the ECX variant for all of them can't hurt... */
960 for (uint32_t i = 0; i < cLeaves; i++)
961 ASMCpuIdExSlow(uStart + i, 0, 0, 0, &paLeaves[i].eax, &paLeaves[i].ebx, &paLeaves[i].ecx, &paLeaves[i].edx);
962
963 /* Load CPUID leaf override; we currently don't care if the user
964 specifies features the host CPU doesn't support. */
965 return cpumR3CpuIdInitLoadOverrideSet(uStart, paLeaves, cLeaves, pCfgNode);
966}
967
968
969static int cpumR3CpuIdInstallAndExplodeLeaves(PVM pVM, PCPUM pCPUM, PCPUMCPUIDLEAF paLeaves, uint32_t cLeaves)
970{
971 /*
972 * Install the CPUID information.
973 */
974 int rc = MMHyperDupMem(pVM, paLeaves, sizeof(paLeaves[0]) * cLeaves, 32,
975 MM_TAG_CPUM_CPUID, (void **)&pCPUM->GuestInfo.paCpuIdLeavesR3);
976
977 AssertLogRelRCReturn(rc, rc);
978
979 pCPUM->GuestInfo.paCpuIdLeavesR0 = MMHyperR3ToR0(pVM, pCPUM->GuestInfo.paCpuIdLeavesR3);
980 pCPUM->GuestInfo.paCpuIdLeavesRC = MMHyperR3ToRC(pVM, pCPUM->GuestInfo.paCpuIdLeavesR3);
981 Assert(MMHyperR0ToR3(pVM, pCPUM->GuestInfo.paCpuIdLeavesR0) == (void *)pCPUM->GuestInfo.paCpuIdLeavesR3);
982 Assert(MMHyperRCToR3(pVM, pCPUM->GuestInfo.paCpuIdLeavesRC) == (void *)pCPUM->GuestInfo.paCpuIdLeavesR3);
983
984 /*
985 * Explode the guest CPU features.
986 */
987 rc = cpumR3CpuIdExplodeFeatures(pCPUM->GuestInfo.paCpuIdLeavesR3, pCPUM->GuestInfo.cCpuIdLeaves, &pCPUM->GuestFeatures);
988 AssertLogRelRCReturn(rc, rc);
989
990
991 /*
992 * Populate the legacy arrays. Currently used for everything, later only
993 * for patch manager.
994 */
995 struct { PCPUMCPUID paCpuIds; uint32_t cCpuIds, uBase; } aOldRanges[] =
996 {
997 { pCPUM->aGuestCpuIdStd, RT_ELEMENTS(pCPUM->aGuestCpuIdStd), 0x00000000 },
998 { pCPUM->aGuestCpuIdExt, RT_ELEMENTS(pCPUM->aGuestCpuIdExt), 0x80000000 },
999 { pCPUM->aGuestCpuIdCentaur, RT_ELEMENTS(pCPUM->aGuestCpuIdCentaur), 0xc0000000 },
1000 { pCPUM->aGuestCpuIdHyper, RT_ELEMENTS(pCPUM->aGuestCpuIdHyper), 0x40000000 },
1001 };
1002 for (uint32_t i = 0; i < RT_ELEMENTS(aOldRanges); i++)
1003 {
1004 uint32_t cLeft = aOldRanges[i].cCpuIds;
1005 uint32_t uLeaf = aOldRanges[i].uBase + cLeft;
1006 PCPUMCPUID pLegacyLeaf = &aOldRanges[i].paCpuIds[cLeft];
1007 while (cLeft-- > 0)
1008 {
1009 uLeaf--;
1010 pLegacyLeaf--;
1011
1012 PCCPUMCPUIDLEAF pLeaf = cpumR3CpuIdGetLeaf(pCPUM->GuestInfo.paCpuIdLeavesR3, pCPUM->GuestInfo.cCpuIdLeaves, uLeaf, 0);
1013 if (pLeaf)
1014 {
1015 pLegacyLeaf->eax = pLeaf->uEax;
1016 pLegacyLeaf->ebx = pLeaf->uEbx;
1017 pLegacyLeaf->ecx = pLeaf->uEcx;
1018 pLegacyLeaf->edx = pLeaf->uEdx;
1019 }
1020 else
1021 *pLegacyLeaf = pCPUM->GuestInfo.DefCpuId;
1022 }
1023 }
1024
1025 pCPUM->GuestCpuIdDef = pCPUM->GuestInfo.DefCpuId;
1026
1027 return VINF_SUCCESS;
1028}
1029
1030
1031/**
1032 * Initializes the emulated CPU's cpuid information.
1033 *
1034 * @returns VBox status code.
1035 * @param pVM Pointer to the VM.
1036 */
1037static int cpumR3CpuIdInit(PVM pVM)
1038{
1039 PCPUM pCPUM = &pVM->cpum.s;
1040 PCFGMNODE pCpumCfg = CFGMR3GetChild(CFGMR3GetRoot(pVM), "CPUM");
1041 int rc;
1042
1043#define PORTABLE_CLEAR_BITS_WHEN(Lvl, a_pLeafReg, FeatNm, fMask, uValue) \
1044 if ( pCPUM->u8PortableCpuIdLevel >= (Lvl) && ((a_pLeafReg) & (fMask)) == (uValue) ) \
1045 { \
1046 LogRel(("PortableCpuId: " #a_pLeafReg "[" #FeatNm "]: %#x -> 0\n", (a_pLeafReg) & (fMask))); \
1047 (a_pLeafReg) &= ~(uint32_t)(fMask); \
1048 }
1049#define PORTABLE_DISABLE_FEATURE_BIT(Lvl, a_pLeafReg, FeatNm, fBitMask) \
1050 if ( pCPUM->u8PortableCpuIdLevel >= (Lvl) && ((a_pLeafReg) & (fBitMask)) ) \
1051 { \
1052 LogRel(("PortableCpuId: " #a_pLeafReg "[" #FeatNm "]: 1 -> 0\n")); \
1053 (a_pLeafReg) &= ~(uint32_t)(fBitMask); \
1054 }
1055
1056 /*
1057 * Read the configuration.
1058 */
1059 /** @cfgm{CPUM/SyntheticCpu, boolean, false}
1060 * Enables the Synthetic CPU. The Vendor ID and Processor Name are
1061 * completely overridden by VirtualBox custom strings. Some
1062 * CPUID information is withheld, like the cache info.
1063 *
1064 * This is obsoleted by PortableCpuIdLevel. */
1065 bool fSyntheticCpu;
1066 rc = CFGMR3QueryBoolDef(pCpumCfg, "SyntheticCpu", &fSyntheticCpu, false);
1067 AssertRCReturn(rc, rc);
1068
1069 /** @cfgm{CPUM/PortableCpuIdLevel, 8-bit, 0, 3, 0}
1070 * When non-zero CPUID features that could cause portability issues will be
1071 * stripped. The higher the value the more features gets stripped. Higher
1072 * values should only be used when older CPUs are involved since it may
1073 * harm performance and maybe also cause problems with specific guests. */
1074 rc = CFGMR3QueryU8Def(pCpumCfg, "PortableCpuIdLevel", &pCPUM->u8PortableCpuIdLevel, fSyntheticCpu ? 1 : 0);
1075 AssertLogRelRCReturn(rc, rc);
1076
1077 /** @cfgm{CPUM/GuestCpuName, string}
1078 * The name of of the CPU we're to emulate. The default is the host CPU.
1079 * Note! CPUs other than "host" one is currently unsupported. */
1080 char szCpuName[128];
1081 rc = CFGMR3QueryStringDef(pCpumCfg, "GuestCpuName", szCpuName, sizeof(szCpuName), "host");
1082 AssertLogRelRCReturn(rc, rc);
1083
1084 /** @cfgm{/CPUM/CMPXCHG16B, boolean, false}
1085 * Expose CMPXCHG16B to the guest if supported by the host.
1086 */
1087 bool fCmpXchg16b;
1088 rc = CFGMR3QueryBoolDef(pCpumCfg, "CMPXCHG16B", &fCmpXchg16b, false);
1089 AssertLogRelRCReturn(rc, rc);
1090
1091 /** @cfgm{/CPUM/MONITOR, boolean, true}
1092 * Expose MONITOR/MWAIT instructions to the guest.
1093 */
1094 bool fMonitor;
1095 rc = CFGMR3QueryBoolDef(pCpumCfg, "MONITOR", &fMonitor, true);
1096 AssertLogRelRCReturn(rc, rc);
1097
1098 /** @cfgm{/CPUM/MWaitExtensions, boolean, false}
1099 * Expose MWAIT extended features to the guest. For now we expose just MWAIT
1100 * break on interrupt feature (bit 1).
1101 */
1102 bool fMWaitExtensions;
1103 rc = CFGMR3QueryBoolDef(pCpumCfg, "MWaitExtensions", &fMWaitExtensions, false);
1104 AssertLogRelRCReturn(rc, rc);
1105
1106 /** @cfgm{/CPUM/NT4LeafLimit, boolean, false}
1107 * Limit the number of standard CPUID leaves to 0..3 to prevent NT4 from
1108 * bugchecking with MULTIPROCESSOR_CONFIGURATION_NOT_SUPPORTED (0x3e).
1109 * This option corresponds somewhat to IA32_MISC_ENABLES.BOOT_NT4[bit 22].
1110 */
1111 bool fNt4LeafLimit;
1112 rc = CFGMR3QueryBoolDef(pCpumCfg, "NT4LeafLimit", &fNt4LeafLimit, false);
1113 AssertLogRelRCReturn(rc, rc);
1114
1115 /** @cfgm{/CPUM/MaxIntelFamilyModelStep, uint32_t, UINT32_MAX}
1116 * Restrict the reported CPU family+model+stepping of intel CPUs. This is
1117 * probably going to be a temporary hack, so don't depend on this.
1118 * The 1st byte of the value is the stepping, the 2nd byte value is the model
1119 * number and the 3rd byte value is the family, and the 4th value must be zero.
1120 */
1121 uint32_t uMaxIntelFamilyModelStep;
1122 rc = CFGMR3QueryU32Def(pCpumCfg, "MaxIntelFamilyModelStep", &uMaxIntelFamilyModelStep, UINT32_MAX);
1123 AssertLogRelRCReturn(rc, rc);
1124
1125 /*
1126 * Get the guest CPU data from the database and/or the host.
1127 */
1128 rc = cpumR3DbGetCpuInfo(szCpuName, &pCPUM->GuestInfo);
1129 if (RT_FAILURE(rc))
1130 return rc == VERR_CPUM_DB_CPU_NOT_FOUND
1131 ? VMSetError(pVM, rc, RT_SRC_POS,
1132 "Info on guest CPU '%s' could not be found. Please, select a different CPU.", szCpuName)
1133 : rc;
1134
1135 /** @cfgm{CPUM/MSRs/[Name]/[First|Last|Type|Value|...],}
1136 * Overrides the guest MSRs.
1137 */
1138 rc = cpumR3LoadMsrOverrides(pVM, CFGMR3GetChild(pCpumCfg, "MSRs"));
1139
1140 /** @cfgm{CPUM/HostCPUID/[000000xx|800000xx|c000000x]/[eax|ebx|ecx|edx],32-bit}
1141 * Overrides the CPUID leaf values (from the host CPU usually) used for
1142 * calculating the guest CPUID leaves. This can be used to preserve the CPUID
1143 * values when moving a VM to a different machine. Another use is restricting
1144 * (or extending) the feature set exposed to the guest. */
1145 if (RT_SUCCESS(rc))
1146 rc = cpumR3LoadCpuIdOverrides(pVM, CFGMR3GetChild(pCpumCfg, "HostCPUID"), "HostCPUID");
1147
1148 if (RT_SUCCESS(rc) && CFGMR3GetChild(pCpumCfg, "CPUID")) /* 2nd override, now discontinued. */
1149 rc = VMSetError(pVM, VERR_CFGM_CONFIG_UNKNOWN_NODE, RT_SRC_POS,
1150 "Found unsupported configuration node '/CPUM/CPUID/'. "
1151 "Please use IMachine::setCPUIDLeaf() instead.");
1152
1153 /*
1154 * Pre-exploded the CPUID info.
1155 */
1156 if (RT_SUCCESS(rc))
1157 rc = cpumR3CpuIdExplodeFeatures(pCPUM->GuestInfo.paCpuIdLeavesR3, pCPUM->GuestInfo.cCpuIdLeaves, &pCPUM->GuestFeatures);
1158 if (RT_FAILURE(rc))
1159 {
1160 RTMemFree(pCPUM->GuestInfo.paCpuIdLeavesR3);
1161 pCPUM->GuestInfo.paCpuIdLeavesR3 = NULL;
1162 RTMemFree(pCPUM->GuestInfo.paMsrRangesR3);
1163 pCPUM->GuestInfo.paMsrRangesR3 = NULL;
1164 return rc;
1165 }
1166
1167
1168 /* ... split this function about here ... */
1169
1170
1171 /* Cpuid 1:
1172 * Only report features we can support.
1173 *
1174 * Note! When enabling new features the Synthetic CPU and Portable CPUID
1175 * options may require adjusting (i.e. stripping what was enabled).
1176 */
1177 PCPUMCPUIDLEAF pStdFeatureLeaf = cpumR3CpuIdGetLeaf(pCPUM->GuestInfo.paCpuIdLeavesR3, pCPUM->GuestInfo.cCpuIdLeaves,
1178 1, 0); /* Note! Must refetch when used later. */
1179 AssertLogRelReturn(pStdFeatureLeaf, VERR_CPUM_IPE_2);
1180 pStdFeatureLeaf->uEdx &= X86_CPUID_FEATURE_EDX_FPU
1181 | X86_CPUID_FEATURE_EDX_VME
1182 | X86_CPUID_FEATURE_EDX_DE
1183 | X86_CPUID_FEATURE_EDX_PSE
1184 | X86_CPUID_FEATURE_EDX_TSC
1185 | X86_CPUID_FEATURE_EDX_MSR
1186 //| X86_CPUID_FEATURE_EDX_PAE - set later if configured.
1187 | X86_CPUID_FEATURE_EDX_MCE
1188 | X86_CPUID_FEATURE_EDX_CX8
1189 //| X86_CPUID_FEATURE_EDX_APIC - set by the APIC device if present.
1190 /* Note! we don't report sysenter/sysexit support due to our inability to keep the IOPL part of eflags in sync while in ring 1 (see @bugref{1757}) */
1191 //| X86_CPUID_FEATURE_EDX_SEP
1192 | X86_CPUID_FEATURE_EDX_MTRR
1193 | X86_CPUID_FEATURE_EDX_PGE
1194 | X86_CPUID_FEATURE_EDX_MCA
1195 | X86_CPUID_FEATURE_EDX_CMOV
1196 | X86_CPUID_FEATURE_EDX_PAT
1197 | X86_CPUID_FEATURE_EDX_PSE36
1198 //| X86_CPUID_FEATURE_EDX_PSN - no serial number.
1199 | X86_CPUID_FEATURE_EDX_CLFSH
1200 //| X86_CPUID_FEATURE_EDX_DS - no debug store.
1201 //| X86_CPUID_FEATURE_EDX_ACPI - not virtualized yet.
1202 | X86_CPUID_FEATURE_EDX_MMX
1203 | X86_CPUID_FEATURE_EDX_FXSR
1204 | X86_CPUID_FEATURE_EDX_SSE
1205 | X86_CPUID_FEATURE_EDX_SSE2
1206 //| X86_CPUID_FEATURE_EDX_SS - no self snoop.
1207 //| X86_CPUID_FEATURE_EDX_HTT - no hyperthreading.
1208 //| X86_CPUID_FEATURE_EDX_TM - no thermal monitor.
1209 //| X86_CPUID_FEATURE_EDX_PBE - no pending break enabled.
1210 | 0;
1211 pStdFeatureLeaf->uEcx &= 0
1212 | X86_CPUID_FEATURE_ECX_SSE3
1213 /* Can't properly emulate monitor & mwait with guest SMP; force the guest to use hlt for idling VCPUs. */
1214 | ((fMonitor && pVM->cCpus == 1) ? X86_CPUID_FEATURE_ECX_MONITOR : 0)
1215 //| X86_CPUID_FEATURE_ECX_CPLDS - no CPL qualified debug store.
1216 //| X86_CPUID_FEATURE_ECX_VMX - not virtualized.
1217 //| X86_CPUID_FEATURE_ECX_EST - no extended speed step.
1218 //| X86_CPUID_FEATURE_ECX_TM2 - no thermal monitor 2.
1219 | X86_CPUID_FEATURE_ECX_SSSE3
1220 //| X86_CPUID_FEATURE_ECX_CNTXID - no L1 context id (MSR++).
1221 | (fCmpXchg16b ? X86_CPUID_FEATURE_ECX_CX16 : 0)
1222 /* ECX Bit 14 - xTPR Update Control. Processor supports changing IA32_MISC_ENABLES[bit 23]. */
1223 //| X86_CPUID_FEATURE_ECX_TPRUPDATE
1224 /* ECX Bit 21 - x2APIC support - not yet. */
1225 // | X86_CPUID_FEATURE_ECX_X2APIC
1226 /* ECX Bit 23 - POPCNT instruction. */
1227 //| X86_CPUID_FEATURE_ECX_POPCNT
1228 | 0;
1229 if (pCPUM->u8PortableCpuIdLevel > 0)
1230 {
1231 PORTABLE_CLEAR_BITS_WHEN(1, pStdFeatureLeaf->uEax, ProcessorType, (UINT32_C(3) << 12), (UINT32_C(2) << 12));
1232 PORTABLE_DISABLE_FEATURE_BIT(1, pStdFeatureLeaf->uEcx, SSSE3, X86_CPUID_FEATURE_ECX_SSSE3);
1233 PORTABLE_DISABLE_FEATURE_BIT(1, pStdFeatureLeaf->uEcx, SSE3, X86_CPUID_FEATURE_ECX_SSE3);
1234 PORTABLE_DISABLE_FEATURE_BIT(1, pStdFeatureLeaf->uEcx, CX16, X86_CPUID_FEATURE_ECX_CX16);
1235 PORTABLE_DISABLE_FEATURE_BIT(2, pStdFeatureLeaf->uEdx, SSE2, X86_CPUID_FEATURE_EDX_SSE2);
1236 PORTABLE_DISABLE_FEATURE_BIT(3, pStdFeatureLeaf->uEdx, SSE, X86_CPUID_FEATURE_EDX_SSE);
1237 PORTABLE_DISABLE_FEATURE_BIT(3, pStdFeatureLeaf->uEdx, CLFSH, X86_CPUID_FEATURE_EDX_CLFSH);
1238 PORTABLE_DISABLE_FEATURE_BIT(3, pStdFeatureLeaf->uEdx, CMOV, X86_CPUID_FEATURE_EDX_CMOV);
1239
1240 Assert(!(pStdFeatureLeaf->uEdx & ( X86_CPUID_FEATURE_EDX_SEP
1241 | X86_CPUID_FEATURE_EDX_PSN
1242 | X86_CPUID_FEATURE_EDX_DS
1243 | X86_CPUID_FEATURE_EDX_ACPI
1244 | X86_CPUID_FEATURE_EDX_SS
1245 | X86_CPUID_FEATURE_EDX_TM
1246 | X86_CPUID_FEATURE_EDX_PBE
1247 )));
1248 Assert(!(pStdFeatureLeaf->uEcx & ( X86_CPUID_FEATURE_ECX_PCLMUL
1249 | X86_CPUID_FEATURE_ECX_DTES64
1250 | X86_CPUID_FEATURE_ECX_CPLDS
1251 | X86_CPUID_FEATURE_ECX_VMX
1252 | X86_CPUID_FEATURE_ECX_SMX
1253 | X86_CPUID_FEATURE_ECX_EST
1254 | X86_CPUID_FEATURE_ECX_TM2
1255 | X86_CPUID_FEATURE_ECX_CNTXID
1256 | X86_CPUID_FEATURE_ECX_FMA
1257 | X86_CPUID_FEATURE_ECX_CX16
1258 | X86_CPUID_FEATURE_ECX_TPRUPDATE
1259 | X86_CPUID_FEATURE_ECX_PDCM
1260 | X86_CPUID_FEATURE_ECX_DCA
1261 | X86_CPUID_FEATURE_ECX_MOVBE
1262 | X86_CPUID_FEATURE_ECX_AES
1263 | X86_CPUID_FEATURE_ECX_POPCNT
1264 | X86_CPUID_FEATURE_ECX_XSAVE
1265 | X86_CPUID_FEATURE_ECX_OSXSAVE
1266 | X86_CPUID_FEATURE_ECX_AVX
1267 )));
1268 }
1269
1270 /* Cpuid 0x80000001:
1271 * Only report features we can support.
1272 *
1273 * Note! When enabling new features the Synthetic CPU and Portable CPUID
1274 * options may require adjusting (i.e. stripping what was enabled).
1275 *
1276 * ASSUMES that this is ALWAYS the AMD defined feature set if present.
1277 */
1278 PCPUMCPUIDLEAF pExtFeatureLeaf = cpumR3CpuIdGetLeaf(pCPUM->GuestInfo.paCpuIdLeavesR3, pCPUM->GuestInfo.cCpuIdLeaves,
1279 UINT32_C(0x80000001), 0); /* Note! Must refetch when used later. */
1280 if (pExtFeatureLeaf)
1281 {
1282 pExtFeatureLeaf->uEdx &= X86_CPUID_AMD_FEATURE_EDX_FPU
1283 | X86_CPUID_AMD_FEATURE_EDX_VME
1284 | X86_CPUID_AMD_FEATURE_EDX_DE
1285 | X86_CPUID_AMD_FEATURE_EDX_PSE
1286 | X86_CPUID_AMD_FEATURE_EDX_TSC
1287 | X86_CPUID_AMD_FEATURE_EDX_MSR //?? this means AMD MSRs..
1288 //| X86_CPUID_AMD_FEATURE_EDX_PAE - not implemented yet.
1289 //| X86_CPUID_AMD_FEATURE_EDX_MCE - not virtualized yet.
1290 | X86_CPUID_AMD_FEATURE_EDX_CX8
1291 //| X86_CPUID_AMD_FEATURE_EDX_APIC - set by the APIC device if present.
1292 /* Note! we don't report sysenter/sysexit support due to our inability to keep the IOPL part of eflags in sync while in ring 1 (see @bugref{1757}) */
1293 //| X86_CPUID_EXT_FEATURE_EDX_SEP
1294 | X86_CPUID_AMD_FEATURE_EDX_MTRR
1295 | X86_CPUID_AMD_FEATURE_EDX_PGE
1296 | X86_CPUID_AMD_FEATURE_EDX_MCA
1297 | X86_CPUID_AMD_FEATURE_EDX_CMOV
1298 | X86_CPUID_AMD_FEATURE_EDX_PAT
1299 | X86_CPUID_AMD_FEATURE_EDX_PSE36
1300 //| X86_CPUID_EXT_FEATURE_EDX_NX - not virtualized, requires PAE.
1301 //| X86_CPUID_AMD_FEATURE_EDX_AXMMX
1302 | X86_CPUID_AMD_FEATURE_EDX_MMX
1303 | X86_CPUID_AMD_FEATURE_EDX_FXSR
1304 | X86_CPUID_AMD_FEATURE_EDX_FFXSR
1305 //| X86_CPUID_EXT_FEATURE_EDX_PAGE1GB
1306 | X86_CPUID_EXT_FEATURE_EDX_RDTSCP
1307 //| X86_CPUID_EXT_FEATURE_EDX_LONG_MODE - turned on when necessary
1308 | X86_CPUID_AMD_FEATURE_EDX_3DNOW_EX
1309 | X86_CPUID_AMD_FEATURE_EDX_3DNOW
1310 | 0;
1311 pExtFeatureLeaf->uEcx &= 0
1312 //| X86_CPUID_EXT_FEATURE_ECX_LAHF_SAHF
1313 //| X86_CPUID_AMD_FEATURE_ECX_CMPL
1314 //| X86_CPUID_AMD_FEATURE_ECX_SVM - not virtualized.
1315 //| X86_CPUID_AMD_FEATURE_ECX_EXT_APIC
1316 /* Note: This could prevent teleporting from AMD to Intel CPUs! */
1317 | X86_CPUID_AMD_FEATURE_ECX_CR8L /* expose lock mov cr0 = mov cr8 hack for guests that can use this feature to access the TPR. */
1318 //| X86_CPUID_AMD_FEATURE_ECX_ABM
1319 //| X86_CPUID_AMD_FEATURE_ECX_SSE4A
1320 //| X86_CPUID_AMD_FEATURE_ECX_MISALNSSE
1321 //| X86_CPUID_AMD_FEATURE_ECX_3DNOWPRF
1322 //| X86_CPUID_AMD_FEATURE_ECX_OSVW
1323 //| X86_CPUID_AMD_FEATURE_ECX_IBS
1324 //| X86_CPUID_AMD_FEATURE_ECX_SSE5
1325 //| X86_CPUID_AMD_FEATURE_ECX_SKINIT
1326 //| X86_CPUID_AMD_FEATURE_ECX_WDT
1327 | 0;
1328 if (pCPUM->u8PortableCpuIdLevel > 0)
1329 {
1330 PORTABLE_DISABLE_FEATURE_BIT(1, pExtFeatureLeaf->uEcx, CR8L, X86_CPUID_AMD_FEATURE_ECX_CR8L);
1331 PORTABLE_DISABLE_FEATURE_BIT(1, pExtFeatureLeaf->uEdx, 3DNOW, X86_CPUID_AMD_FEATURE_EDX_3DNOW);
1332 PORTABLE_DISABLE_FEATURE_BIT(1, pExtFeatureLeaf->uEdx, 3DNOW_EX, X86_CPUID_AMD_FEATURE_EDX_3DNOW_EX);
1333 PORTABLE_DISABLE_FEATURE_BIT(1, pExtFeatureLeaf->uEdx, FFXSR, X86_CPUID_AMD_FEATURE_EDX_FFXSR);
1334 PORTABLE_DISABLE_FEATURE_BIT(1, pExtFeatureLeaf->uEdx, RDTSCP, X86_CPUID_EXT_FEATURE_EDX_RDTSCP);
1335 PORTABLE_DISABLE_FEATURE_BIT(2, pExtFeatureLeaf->uEcx, LAHF_SAHF, X86_CPUID_EXT_FEATURE_ECX_LAHF_SAHF);
1336 PORTABLE_DISABLE_FEATURE_BIT(3, pExtFeatureLeaf->uEcx, CMOV, X86_CPUID_AMD_FEATURE_EDX_CMOV);
1337
1338 Assert(!(pExtFeatureLeaf->uEcx & ( X86_CPUID_AMD_FEATURE_ECX_CMPL
1339 | X86_CPUID_AMD_FEATURE_ECX_SVM
1340 | X86_CPUID_AMD_FEATURE_ECX_EXT_APIC
1341 | X86_CPUID_AMD_FEATURE_ECX_CR8L
1342 | X86_CPUID_AMD_FEATURE_ECX_ABM
1343 | X86_CPUID_AMD_FEATURE_ECX_SSE4A
1344 | X86_CPUID_AMD_FEATURE_ECX_MISALNSSE
1345 | X86_CPUID_AMD_FEATURE_ECX_3DNOWPRF
1346 | X86_CPUID_AMD_FEATURE_ECX_OSVW
1347 | X86_CPUID_AMD_FEATURE_ECX_IBS
1348 | X86_CPUID_AMD_FEATURE_ECX_SSE5
1349 | X86_CPUID_AMD_FEATURE_ECX_SKINIT
1350 | X86_CPUID_AMD_FEATURE_ECX_WDT
1351 | UINT32_C(0xffffc000)
1352 )));
1353 Assert(!(pExtFeatureLeaf->uEdx & ( RT_BIT(10)
1354 | X86_CPUID_EXT_FEATURE_EDX_SYSCALL
1355 | RT_BIT(18)
1356 | RT_BIT(19)
1357 | RT_BIT(21)
1358 | X86_CPUID_AMD_FEATURE_EDX_AXMMX
1359 | X86_CPUID_EXT_FEATURE_EDX_PAGE1GB
1360 | RT_BIT(28)
1361 )));
1362 }
1363 }
1364
1365 /*
1366 * Hide HTT, multicode, SMP, whatever.
1367 * (APIC-ID := 0 and #LogCpus := 0)
1368 */
1369 pStdFeatureLeaf->uEbx &= 0x0000ffff;
1370#ifdef VBOX_WITH_MULTI_CORE
1371 if (pVM->cCpus > 1)
1372 {
1373 /* If CPUID Fn0000_0001_EDX[HTT] = 1 then LogicalProcessorCount is the number of threads per CPU core times the number of CPU cores per processor */
1374 pStdFeatureLeaf->uEbx |= (pVM->cCpus << 16);
1375 pStdFeatureLeaf->uEdx |= X86_CPUID_FEATURE_EDX_HTT; /* necessary for hyper-threading *or* multi-core CPUs */
1376 }
1377#endif
1378
1379 /* Cpuid 2:
1380 * Intel: Cache and TLB information
1381 * AMD: Reserved
1382 * VIA: Reserved
1383 * Safe to expose; restrict the number of calls to 1 for the portable case.
1384 */
1385 PCPUMCPUIDLEAF pCurLeaf = cpumR3CpuIdGetLeaf(pCPUM->GuestInfo.paCpuIdLeavesR3, pCPUM->GuestInfo.cCpuIdLeaves, 2, 0);
1386 if ( pCPUM->u8PortableCpuIdLevel > 0
1387 && pCurLeaf
1388 && (pCurLeaf->uEax & 0xff) > 1)
1389 {
1390 LogRel(("PortableCpuId: Std[2].al: %d -> 1\n", pCurLeaf->uEax & 0xff));
1391 pCurLeaf->uEax &= UINT32_C(0xfffffffe);
1392 }
1393
1394 /* Cpuid 3:
1395 * Intel: EAX, EBX - reserved (transmeta uses these)
1396 * ECX, EDX - Processor Serial Number if available, otherwise reserved
1397 * AMD: Reserved
1398 * VIA: Reserved
1399 * Safe to expose
1400 */
1401 pCurLeaf = cpumR3CpuIdGetLeaf(pCPUM->GuestInfo.paCpuIdLeavesR3, pCPUM->GuestInfo.cCpuIdLeaves, 3, 0);
1402 pStdFeatureLeaf = cpumR3CpuIdGetLeaf(pCPUM->GuestInfo.paCpuIdLeavesR3, pCPUM->GuestInfo.cCpuIdLeaves, 1, 0);
1403 if ( !(pStdFeatureLeaf->uEdx & X86_CPUID_FEATURE_EDX_PSN)
1404 && pCurLeaf)
1405 {
1406 pCurLeaf->uEcx = pCurLeaf->uEdx = 0;
1407 if (pCPUM->u8PortableCpuIdLevel > 0)
1408 pCurLeaf->uEax = pCurLeaf->uEbx = 0;
1409 }
1410
1411 /* Cpuid 4:
1412 * Intel: Deterministic Cache Parameters Leaf
1413 * Note: Depends on the ECX input! -> Feeling rather lazy now, so we just return 0
1414 * AMD: Reserved
1415 * VIA: Reserved
1416 * Safe to expose, except for EAX:
1417 * Bits 25-14: Maximum number of addressable IDs for logical processors sharing this cache (see note)**
1418 * Bits 31-26: Maximum number of processor cores in this physical package**
1419 * Note: These SMP values are constant regardless of ECX
1420 */
1421 CPUMCPUIDLEAF NewLeaf;
1422 pCurLeaf = cpumR3CpuIdGetLeaf(pCPUM->GuestInfo.paCpuIdLeavesR3, pCPUM->GuestInfo.cCpuIdLeaves, 4, 0);
1423 if (pCurLeaf)
1424 {
1425 NewLeaf.uLeaf = 4;
1426 NewLeaf.uSubLeaf = 0;
1427 NewLeaf.fSubLeafMask = 0;
1428 NewLeaf.uEax = 0;
1429 NewLeaf.uEbx = 0;
1430 NewLeaf.uEcx = 0;
1431 NewLeaf.uEdx = 0;
1432 NewLeaf.fFlags = 0;
1433#ifdef VBOX_WITH_MULTI_CORE
1434 if ( pVM->cCpus > 1
1435 && pCPUM->GuestFeatures.enmCpuVendor == CPUMCPUVENDOR_INTEL)
1436 {
1437 AssertReturn(pVM->cCpus <= 64, VERR_TOO_MANY_CPUS);
1438 /* One logical processor with possibly multiple cores. */
1439 /* See http://www.intel.com/Assets/PDF/appnote/241618.pdf p. 29 */
1440 NewLeaf.uEax |= ((pVM->cCpus - 1) << 26); /* 6 bits only -> 64 cores! */
1441 }
1442#endif
1443 rc = cpumR3CpuIdInsert(&pCPUM->GuestInfo.paCpuIdLeavesR3, &pCPUM->GuestInfo.cCpuIdLeaves, &NewLeaf);
1444 AssertLogRelRCReturn(rc, rc);
1445 }
1446
1447 /* Cpuid 5: Monitor/mwait Leaf
1448 * Intel: ECX, EDX - reserved
1449 * EAX, EBX - Smallest and largest monitor line size
1450 * AMD: EDX - reserved
1451 * EAX, EBX - Smallest and largest monitor line size
1452 * ECX - extensions (ignored for now)
1453 * VIA: Reserved
1454 * Safe to expose
1455 */
1456 pCurLeaf = cpumR3CpuIdGetLeaf(pCPUM->GuestInfo.paCpuIdLeavesR3, pCPUM->GuestInfo.cCpuIdLeaves, 5, 0);
1457 if (pCurLeaf)
1458 {
1459 pStdFeatureLeaf = cpumR3CpuIdGetLeaf(pCPUM->GuestInfo.paCpuIdLeavesR3, pCPUM->GuestInfo.cCpuIdLeaves, 1, 0);
1460 if (!(pStdFeatureLeaf->uEcx & X86_CPUID_FEATURE_ECX_MONITOR))
1461 pCurLeaf->uEax = pCurLeaf->uEbx = 0;
1462
1463 pCurLeaf->uEcx = pCurLeaf->uEdx = 0;
1464 if (fMWaitExtensions)
1465 {
1466 pCurLeaf->uEcx = X86_CPUID_MWAIT_ECX_EXT | X86_CPUID_MWAIT_ECX_BREAKIRQIF0;
1467 /** @todo: for now we just expose host's MWAIT C-states, although conceptually
1468 it shall be part of our power management virtualization model */
1469#if 0
1470 /* MWAIT sub C-states */
1471 pCurLeaf->uEdx =
1472 (0 << 0) /* 0 in C0 */ |
1473 (2 << 4) /* 2 in C1 */ |
1474 (2 << 8) /* 2 in C2 */ |
1475 (2 << 12) /* 2 in C3 */ |
1476 (0 << 16) /* 0 in C4 */
1477 ;
1478#endif
1479 }
1480 else
1481 pCurLeaf->uEcx = pCurLeaf->uEdx = 0;
1482 }
1483
1484 /* Cpuid 0x800000005 & 0x800000006 contain information about L1, L2 & L3 cache and TLB identifiers.
1485 * Safe to pass on to the guest.
1486 *
1487 * Intel: 0x800000005 reserved
1488 * 0x800000006 L2 cache information
1489 * AMD: 0x800000005 L1 cache information
1490 * 0x800000006 L2/L3 cache information
1491 * VIA: 0x800000005 TLB and L1 cache information
1492 * 0x800000006 L2 cache information
1493 */
1494
1495 /* Cpuid 0x800000007:
1496 * Intel: Reserved
1497 * AMD: EAX, EBX, ECX - reserved
1498 * EDX: Advanced Power Management Information
1499 * VIA: Reserved
1500 */
1501 pCurLeaf = cpumR3CpuIdGetLeaf(pCPUM->GuestInfo.paCpuIdLeavesR3, pCPUM->GuestInfo.cCpuIdLeaves, UINT32_C(0x80000007), 0);
1502 if (pCurLeaf)
1503 {
1504 Assert(pCPUM->GuestFeatures.enmCpuVendor != CPUMCPUVENDOR_INVALID);
1505
1506 pCurLeaf->uEax = pCurLeaf->uEbx = pCurLeaf->uEcx = 0;
1507
1508 if (pCPUM->GuestFeatures.enmCpuVendor == CPUMCPUVENDOR_AMD)
1509 {
1510 /* Only expose the TSC invariant capability bit to the guest. */
1511 pCurLeaf->uEdx &= 0
1512 //| X86_CPUID_AMD_ADVPOWER_EDX_TS
1513 //| X86_CPUID_AMD_ADVPOWER_EDX_FID
1514 //| X86_CPUID_AMD_ADVPOWER_EDX_VID
1515 //| X86_CPUID_AMD_ADVPOWER_EDX_TTP
1516 //| X86_CPUID_AMD_ADVPOWER_EDX_TM
1517 //| X86_CPUID_AMD_ADVPOWER_EDX_STC
1518 //| X86_CPUID_AMD_ADVPOWER_EDX_MC
1519 //| X86_CPUID_AMD_ADVPOWER_EDX_HWPSTATE
1520#if 0
1521 /*
1522 * We don't expose X86_CPUID_AMD_ADVPOWER_EDX_TSCINVAR, because newer
1523 * Linux kernels blindly assume that the AMD performance counters work
1524 * if this is set for 64 bits guests. (Can't really find a CPUID feature
1525 * bit for them though.)
1526 */
1527 | X86_CPUID_AMD_ADVPOWER_EDX_TSCINVAR
1528#endif
1529 | 0;
1530 }
1531 else
1532 pCurLeaf->uEdx = 0;
1533 }
1534
1535 /* Cpuid 0x800000008:
1536 * Intel: EAX: Virtual/Physical address Size
1537 * EBX, ECX, EDX - reserved
1538 * AMD: EBX, EDX - reserved
1539 * EAX: Virtual/Physical/Guest address Size
1540 * ECX: Number of cores + APICIdCoreIdSize
1541 * VIA: EAX: Virtual/Physical address Size
1542 * EBX, ECX, EDX - reserved
1543 */
1544 pCurLeaf = cpumR3CpuIdGetLeaf(pCPUM->GuestInfo.paCpuIdLeavesR3, pCPUM->GuestInfo.cCpuIdLeaves, UINT32_C(0x80000008), 0);
1545 if (pCurLeaf)
1546 {
1547 /* Only expose the virtual and physical address sizes to the guest. */
1548 pCurLeaf->uEax &= UINT32_C(0x0000ffff);
1549 pCurLeaf->uEbx = pCurLeaf->uEdx = 0; /* reserved */
1550 /* Set APICIdCoreIdSize to zero (use legacy method to determine the number of cores per cpu)
1551 * NC (0-7) Number of cores; 0 equals 1 core */
1552 pCurLeaf->uEcx = 0;
1553#ifdef VBOX_WITH_MULTI_CORE
1554 if ( pVM->cCpus > 1
1555 && pCPUM->GuestFeatures.enmCpuVendor == CPUMCPUVENDOR_AMD)
1556 {
1557 /* Legacy method to determine the number of cores. */
1558 pCurLeaf->uEcx |= (pVM->cCpus - 1); /* NC: Number of CPU cores - 1; 8 bits */
1559 pExtFeatureLeaf = cpumR3CpuIdGetLeaf(pCPUM->GuestInfo.paCpuIdLeavesR3, pCPUM->GuestInfo.cCpuIdLeaves,
1560 UINT32_C(0x80000001), 0);
1561 if (pExtFeatureLeaf)
1562 pExtFeatureLeaf->uEcx |= X86_CPUID_AMD_FEATURE_ECX_CMPL;
1563 }
1564#endif
1565 }
1566
1567
1568 /*
1569 * Limit it the number of entries, zapping the remainder.
1570 *
1571 * The limits are masking off stuff about power saving and similar, this
1572 * is perhaps a bit crudely done as there is probably some relatively harmless
1573 * info too in these leaves (like words about having a constant TSC).
1574 */
1575 pCurLeaf = cpumR3CpuIdGetLeaf(pCPUM->GuestInfo.paCpuIdLeavesR3, pCPUM->GuestInfo.cCpuIdLeaves, 0, 0);
1576 if (pCurLeaf)
1577 {
1578 if (pCurLeaf->uEax > 5)
1579 {
1580 pCurLeaf->uEax = 5;
1581 cpumR3CpuIdRemoveRange(pCPUM->GuestInfo.paCpuIdLeavesR3, &pCPUM->GuestInfo.cCpuIdLeaves,
1582 pCurLeaf->uEax + 1, UINT32_C(0x000fffff));
1583 }
1584
1585 /* NT4 hack, no zapping of extra leaves here. */
1586 if (fNt4LeafLimit && pCurLeaf->uEax > 3)
1587 pCurLeaf->uEax = 3;
1588 }
1589
1590 pCurLeaf = cpumR3CpuIdGetLeaf(pCPUM->GuestInfo.paCpuIdLeavesR3, pCPUM->GuestInfo.cCpuIdLeaves, UINT32_C(0x80000000), 0);
1591 if (pCurLeaf)
1592 {
1593 if (pCurLeaf->uEax > UINT32_C(0x80000008))
1594 {
1595 pCurLeaf->uEax = UINT32_C(0x80000008);
1596 cpumR3CpuIdRemoveRange(pCPUM->GuestInfo.paCpuIdLeavesR3, &pCPUM->GuestInfo.cCpuIdLeaves,
1597 pCurLeaf->uEax + 1, UINT32_C(0x800fffff));
1598 }
1599 }
1600
1601 /*
1602 * Centaur stuff (VIA).
1603 *
1604 * The important part here (we think) is to make sure the 0xc0000000
1605 * function returns 0xc0000001. As for the features, we don't currently
1606 * let on about any of those... 0xc0000002 seems to be some
1607 * temperature/hz/++ stuff, include it as well (static).
1608 */
1609 pCurLeaf = cpumR3CpuIdGetLeaf(pCPUM->GuestInfo.paCpuIdLeavesR3, pCPUM->GuestInfo.cCpuIdLeaves, UINT32_C(0xc0000000), 0);
1610 if (pCurLeaf)
1611 {
1612 if ( pCurLeaf->uEax >= UINT32_C(0xc0000000)
1613 && pCurLeaf->uEax <= UINT32_C(0xc0000004))
1614 {
1615 pCurLeaf->uEax = RT_MIN(pCurLeaf->uEax, UINT32_C(0xc0000002));
1616 cpumR3CpuIdRemoveRange(pCPUM->GuestInfo.paCpuIdLeavesR3, &pCPUM->GuestInfo.cCpuIdLeaves,
1617 UINT32_C(0xc0000002), UINT32_C(0xc00fffff));
1618
1619 pCurLeaf = cpumR3CpuIdGetLeaf(pCPUM->GuestInfo.paCpuIdLeavesR3, pCPUM->GuestInfo.cCpuIdLeaves,
1620 UINT32_C(0xc0000001), 0);
1621 if (pCurLeaf)
1622 pCurLeaf->uEdx = 0; /* all features hidden */
1623 }
1624 else
1625 cpumR3CpuIdRemoveRange(pCPUM->GuestInfo.paCpuIdLeavesR3, &pCPUM->GuestInfo.cCpuIdLeaves,
1626 UINT32_C(0xc0000000), UINT32_C(0xc00fffff));
1627 }
1628
1629 /*
1630 * Hypervisor identification.
1631 *
1632 * We only return minimal information, primarily ensuring that the
1633 * 0x40000000 function returns 0x40000001 and identifying ourselves.
1634 * Currently we do not support any hypervisor-specific interface.
1635 */
1636 NewLeaf.uLeaf = UINT32_C(0x40000000);
1637 NewLeaf.uSubLeaf = 0;
1638 NewLeaf.fSubLeafMask = 0;
1639 NewLeaf.uEax = UINT32_C(0x40000001);
1640 NewLeaf.uEbx = 0x786f4256 /* 'VBox' */;
1641 NewLeaf.uEcx = 0x786f4256 /* 'VBox' */;
1642 NewLeaf.uEdx = 0x786f4256 /* 'VBox' */;
1643 NewLeaf.fFlags = 0;
1644 rc = cpumR3CpuIdInsert(&pCPUM->GuestInfo.paCpuIdLeavesR3, &pCPUM->GuestInfo.cCpuIdLeaves, &NewLeaf);
1645 AssertLogRelRCReturn(rc, rc);
1646
1647 NewLeaf.uLeaf = UINT32_C(0x40000001);
1648 NewLeaf.uEax = 0x656e6f6e; /* 'none' */
1649 NewLeaf.uEbx = 0;
1650 NewLeaf.uEcx = 0;
1651 NewLeaf.uEdx = 0;
1652 NewLeaf.fFlags = 0;
1653 rc = cpumR3CpuIdInsert(&pCPUM->GuestInfo.paCpuIdLeavesR3, &pCPUM->GuestInfo.cCpuIdLeaves, &NewLeaf);
1654 AssertLogRelRCReturn(rc, rc);
1655
1656 /*
1657 * Mini CPU selection support for making Mac OS X happy.
1658 */
1659 if (pCPUM->GuestFeatures.enmCpuVendor == CPUMCPUVENDOR_INTEL)
1660 {
1661 pStdFeatureLeaf = cpumR3CpuIdGetLeaf(pCPUM->GuestInfo.paCpuIdLeavesR3, pCPUM->GuestInfo.cCpuIdLeaves, 1, 0);
1662 uint32_t uCurIntelFamilyModelStep = RT_MAKE_U32_FROM_U8(ASMGetCpuStepping(pStdFeatureLeaf->uEax),
1663 ASMGetCpuModelIntel(pStdFeatureLeaf->uEax),
1664 ASMGetCpuFamily(pStdFeatureLeaf->uEax),
1665 0);
1666 if (uMaxIntelFamilyModelStep < uCurIntelFamilyModelStep)
1667 {
1668 uint32_t uNew = pStdFeatureLeaf->uEax & UINT32_C(0xf0003000);
1669 uNew |= RT_BYTE1(uMaxIntelFamilyModelStep) & 0xf; /* stepping */
1670 uNew |= (RT_BYTE2(uMaxIntelFamilyModelStep) & 0xf) << 4; /* 4 low model bits */
1671 uNew |= (RT_BYTE2(uMaxIntelFamilyModelStep) >> 4) << 16; /* 4 high model bits */
1672 uNew |= (RT_BYTE3(uMaxIntelFamilyModelStep) & 0xf) << 8; /* 4 low family bits */
1673 if (RT_BYTE3(uMaxIntelFamilyModelStep) > 0xf) /* 8 high family bits, using intel's suggested calculation. */
1674 uNew |= ( (RT_BYTE3(uMaxIntelFamilyModelStep) - (RT_BYTE3(uMaxIntelFamilyModelStep) & 0xf)) & 0xff ) << 20;
1675 LogRel(("CPU: CPUID(0).EAX %#x -> %#x (uMaxIntelFamilyModelStep=%#x, uCurIntelFamilyModelStep=%#x\n",
1676 pStdFeatureLeaf->uEax, uNew, uMaxIntelFamilyModelStep, uCurIntelFamilyModelStep));
1677 pStdFeatureLeaf->uEax = uNew;
1678 }
1679 }
1680
1681 /*
1682 * MSR fudging.
1683 */
1684 /** @cfgm{CPUM/FudgeMSRs, boolean, true}
1685 * Fudges some common MSRs if not present in the selected CPU database entry.
1686 * This is for trying to keep VMs running when moved between different hosts
1687 * and different CPU vendors. */
1688 bool fEnable;
1689 rc = CFGMR3QueryBoolDef(pCpumCfg, "FudgeMSRs", &fEnable, true); AssertRCReturn(rc, rc);
1690 if (fEnable)
1691 {
1692 rc = cpumR3MsrApplyFudge(pVM);
1693 AssertLogRelRCReturn(rc, rc);
1694 }
1695
1696 /*
1697 * Move the MSR and CPUID arrays over on the hypervisor heap, and explode
1698 * guest CPU features again.
1699 */
1700 void *pvFree = pCPUM->GuestInfo.paCpuIdLeavesR3;
1701 int rc1 = cpumR3CpuIdInstallAndExplodeLeaves(pVM, pCPUM, pCPUM->GuestInfo.paCpuIdLeavesR3, pCPUM->GuestInfo.cCpuIdLeaves);
1702 RTMemFree(pvFree);
1703
1704 pvFree = pCPUM->GuestInfo.paMsrRangesR3;
1705 int rc2 = MMHyperDupMem(pVM, pvFree,
1706 sizeof(pCPUM->GuestInfo.paMsrRangesR3[0]) * pCPUM->GuestInfo.cMsrRanges, 32,
1707 MM_TAG_CPUM_MSRS, (void **)&pCPUM->GuestInfo.paMsrRangesR3);
1708 RTMemFree(pvFree);
1709 AssertLogRelRCReturn(rc1, rc1);
1710 AssertLogRelRCReturn(rc2, rc2);
1711
1712 pCPUM->GuestInfo.paMsrRangesR0 = MMHyperR3ToR0(pVM, pCPUM->GuestInfo.paMsrRangesR3);
1713 pCPUM->GuestInfo.paMsrRangesRC = MMHyperR3ToRC(pVM, pCPUM->GuestInfo.paMsrRangesR3);
1714 cpumR3MsrRegStats(pVM);
1715
1716 /*
1717 * Some more configuration that we're applying at the end of everything
1718 * via the CPUMSetGuestCpuIdFeature API.
1719 */
1720
1721 /* Check if PAE was explicitely enabled by the user. */
1722 rc = CFGMR3QueryBoolDef(CFGMR3GetRoot(pVM), "EnablePAE", &fEnable, false); AssertRCReturn(rc, rc);
1723 if (fEnable)
1724 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_PAE);
1725
1726 /* We don't normally enable NX for raw-mode, so give the user a chance to force it on. */
1727 rc = CFGMR3QueryBoolDef(pCpumCfg, "EnableNX", &fEnable, false); AssertRCReturn(rc, rc);
1728 if (fEnable)
1729 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_NX);
1730
1731 /* We don't enable the Hypervisor Present bit by default, but it may be needed by some guests. */
1732 rc = CFGMR3QueryBoolDef(pCpumCfg, "EnableHVP", &fEnable, false); AssertRCReturn(rc, rc);
1733 if (fEnable)
1734 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_HVP);
1735
1736#undef PORTABLE_DISABLE_FEATURE_BIT
1737#undef PORTABLE_CLEAR_BITS_WHEN
1738
1739 return VINF_SUCCESS;
1740}
1741
1742
1743/**
1744 * Applies relocations to data and code managed by this
1745 * component. This function will be called at init and
1746 * whenever the VMM need to relocate it self inside the GC.
1747 *
1748 * The CPUM will update the addresses used by the switcher.
1749 *
1750 * @param pVM The VM.
1751 */
1752VMMR3DECL(void) CPUMR3Relocate(PVM pVM)
1753{
1754 LogFlow(("CPUMR3Relocate\n"));
1755
1756 pVM->cpum.s.GuestInfo.paMsrRangesRC = MMHyperR3ToRC(pVM, pVM->cpum.s.GuestInfo.paMsrRangesR3);
1757 pVM->cpum.s.GuestInfo.paCpuIdLeavesRC = MMHyperR3ToRC(pVM, pVM->cpum.s.GuestInfo.paCpuIdLeavesR3);
1758
1759 /* Recheck the guest DRx values in raw-mode. */
1760 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
1761 CPUMRecalcHyperDRx(&pVM->aCpus[iCpu], UINT8_MAX, false);
1762}
1763
1764
1765/**
1766 * Apply late CPUM property changes based on the fHWVirtEx setting
1767 *
1768 * @param pVM Pointer to the VM.
1769 * @param fHWVirtExEnabled HWVirtEx enabled/disabled
1770 */
1771VMMR3DECL(void) CPUMR3SetHWVirtEx(PVM pVM, bool fHWVirtExEnabled)
1772{
1773 /*
1774 * Workaround for missing cpuid(0) patches when leaf 4 returns GuestCpuIdDef:
1775 * If we miss to patch a cpuid(0).eax then Linux tries to determine the number
1776 * of processors from (cpuid(4).eax >> 26) + 1.
1777 *
1778 * Note: this code is obsolete, but let's keep it here for reference.
1779 * Purpose is valid when we artificially cap the max std id to less than 4.
1780 */
1781 if (!fHWVirtExEnabled)
1782 {
1783 Assert( pVM->cpum.s.aGuestCpuIdStd[4].eax == 0
1784 || pVM->cpum.s.aGuestCpuIdStd[0].eax < 0x4);
1785 pVM->cpum.s.aGuestCpuIdStd[4].eax = 0;
1786 }
1787}
1788
1789/**
1790 * Terminates the CPUM.
1791 *
1792 * Termination means cleaning up and freeing all resources,
1793 * the VM it self is at this point powered off or suspended.
1794 *
1795 * @returns VBox status code.
1796 * @param pVM Pointer to the VM.
1797 */
1798VMMR3DECL(int) CPUMR3Term(PVM pVM)
1799{
1800#ifdef VBOX_WITH_CRASHDUMP_MAGIC
1801 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1802 {
1803 PVMCPU pVCpu = &pVM->aCpus[i];
1804 PCPUMCTX pCtx = CPUMQueryGuestCtxPtr(pVCpu);
1805
1806 memset(pVCpu->cpum.s.aMagic, 0, sizeof(pVCpu->cpum.s.aMagic));
1807 pVCpu->cpum.s.uMagic = 0;
1808 pCtx->dr[5] = 0;
1809 }
1810#else
1811 NOREF(pVM);
1812#endif
1813 return VINF_SUCCESS;
1814}
1815
1816
1817/**
1818 * Resets a virtual CPU.
1819 *
1820 * Used by CPUMR3Reset and CPU hot plugging.
1821 *
1822 * @param pVM Pointer to the cross context VM structure.
1823 * @param pVCpu Pointer to the cross context virtual CPU structure of
1824 * the CPU that is being reset. This may differ from the
1825 * current EMT.
1826 */
1827VMMR3DECL(void) CPUMR3ResetCpu(PVM pVM, PVMCPU pVCpu)
1828{
1829 /** @todo anything different for VCPU > 0? */
1830 PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
1831
1832 /*
1833 * Initialize everything to ZERO first.
1834 */
1835 uint32_t fUseFlags = pVCpu->cpum.s.fUseFlags & ~CPUM_USED_FPU_SINCE_REM;
1836 memset(pCtx, 0, sizeof(*pCtx));
1837 pVCpu->cpum.s.fUseFlags = fUseFlags;
1838
1839 pCtx->cr0 = X86_CR0_CD | X86_CR0_NW | X86_CR0_ET; //0x60000010
1840 pCtx->eip = 0x0000fff0;
1841 pCtx->edx = 0x00000600; /* P6 processor */
1842 pCtx->eflags.Bits.u1Reserved0 = 1;
1843
1844 pCtx->cs.Sel = 0xf000;
1845 pCtx->cs.ValidSel = 0xf000;
1846 pCtx->cs.fFlags = CPUMSELREG_FLAGS_VALID;
1847 pCtx->cs.u64Base = UINT64_C(0xffff0000);
1848 pCtx->cs.u32Limit = 0x0000ffff;
1849 pCtx->cs.Attr.n.u1DescType = 1; /* code/data segment */
1850 pCtx->cs.Attr.n.u1Present = 1;
1851 pCtx->cs.Attr.n.u4Type = X86_SEL_TYPE_ER_ACC;
1852
1853 pCtx->ds.fFlags = CPUMSELREG_FLAGS_VALID;
1854 pCtx->ds.u32Limit = 0x0000ffff;
1855 pCtx->ds.Attr.n.u1DescType = 1; /* code/data segment */
1856 pCtx->ds.Attr.n.u1Present = 1;
1857 pCtx->ds.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
1858
1859 pCtx->es.fFlags = CPUMSELREG_FLAGS_VALID;
1860 pCtx->es.u32Limit = 0x0000ffff;
1861 pCtx->es.Attr.n.u1DescType = 1; /* code/data segment */
1862 pCtx->es.Attr.n.u1Present = 1;
1863 pCtx->es.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
1864
1865 pCtx->fs.fFlags = CPUMSELREG_FLAGS_VALID;
1866 pCtx->fs.u32Limit = 0x0000ffff;
1867 pCtx->fs.Attr.n.u1DescType = 1; /* code/data segment */
1868 pCtx->fs.Attr.n.u1Present = 1;
1869 pCtx->fs.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
1870
1871 pCtx->gs.fFlags = CPUMSELREG_FLAGS_VALID;
1872 pCtx->gs.u32Limit = 0x0000ffff;
1873 pCtx->gs.Attr.n.u1DescType = 1; /* code/data segment */
1874 pCtx->gs.Attr.n.u1Present = 1;
1875 pCtx->gs.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
1876
1877 pCtx->ss.fFlags = CPUMSELREG_FLAGS_VALID;
1878 pCtx->ss.u32Limit = 0x0000ffff;
1879 pCtx->ss.Attr.n.u1Present = 1;
1880 pCtx->ss.Attr.n.u1DescType = 1; /* code/data segment */
1881 pCtx->ss.Attr.n.u4Type = X86_SEL_TYPE_RW_ACC;
1882
1883 pCtx->idtr.cbIdt = 0xffff;
1884 pCtx->gdtr.cbGdt = 0xffff;
1885
1886 pCtx->ldtr.fFlags = CPUMSELREG_FLAGS_VALID;
1887 pCtx->ldtr.u32Limit = 0xffff;
1888 pCtx->ldtr.Attr.n.u1Present = 1;
1889 pCtx->ldtr.Attr.n.u4Type = X86_SEL_TYPE_SYS_LDT;
1890
1891 pCtx->tr.fFlags = CPUMSELREG_FLAGS_VALID;
1892 pCtx->tr.u32Limit = 0xffff;
1893 pCtx->tr.Attr.n.u1Present = 1;
1894 pCtx->tr.Attr.n.u4Type = X86_SEL_TYPE_SYS_386_TSS_BUSY; /* Deduction, not properly documented by Intel. */
1895
1896 pCtx->dr[6] = X86_DR6_INIT_VAL;
1897 pCtx->dr[7] = X86_DR7_INIT_VAL;
1898
1899 pCtx->fpu.FTW = 0x00; /* All empty (abbridged tag reg edition). */
1900 pCtx->fpu.FCW = 0x37f;
1901
1902 /* Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3A, Table 8-1.
1903 IA-32 Processor States Following Power-up, Reset, or INIT */
1904 pCtx->fpu.MXCSR = 0x1F80;
1905 pCtx->fpu.MXCSR_MASK = 0xffff; /** @todo REM always changed this for us. Should probably check if the HW really
1906 supports all bits, since a zero value here should be read as 0xffbf. */
1907
1908 /*
1909 * MSRs.
1910 */
1911 /* Init PAT MSR */
1912 pCtx->msrPAT = UINT64_C(0x0007040600070406); /** @todo correct? */
1913
1914 /* EFER MBZ; see AMD64 Architecture Programmer's Manual Volume 2: Table 14-1. Initial Processor State.
1915 * The Intel docs don't mention it. */
1916 Assert(!pCtx->msrEFER);
1917
1918 /* IA32_MISC_ENABLE - not entirely sure what the init/reset state really
1919 is supposed to be here, just trying provide useful/sensible values. */
1920 PCPUMMSRRANGE pRange = cpumLookupMsrRange(pVM, MSR_IA32_MISC_ENABLE);
1921 if (pRange)
1922 {
1923 pVCpu->cpum.s.GuestMsrs.msr.MiscEnable = MSR_IA32_MISC_ENABLE_BTS_UNAVAIL
1924 | MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL
1925 | (pVM->cpum.s.GuestFeatures.fMonitorMWait ? MSR_IA32_MISC_ENABLE_MONITOR : 0)
1926 | MSR_IA32_MISC_ENABLE_FAST_STRINGS;
1927 pRange->fWrIgnMask |= MSR_IA32_MISC_ENABLE_BTS_UNAVAIL
1928 | MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL;
1929 pRange->fWrGpMask &= ~pVCpu->cpum.s.GuestMsrs.msr.MiscEnable;
1930 }
1931
1932 /** @todo Wire IA32_MISC_ENABLE bit 22 to our NT 4 CPUID trick. */
1933
1934 /** @todo r=ramshankar: Currently broken for SMP as TMCpuTickSet() expects to be
1935 * called from each EMT while we're getting called by CPUMR3Reset()
1936 * iteratively on the same thread. Fix later. */
1937#if 0 /** @todo r=bird: This we will do in TM, not here. */
1938 /* TSC must be 0. Intel spec. Table 9-1. "IA-32 Processor States Following Power-up, Reset, or INIT." */
1939 CPUMSetGuestMsr(pVCpu, MSR_IA32_TSC, 0);
1940#endif
1941
1942
1943 /* C-state control. Guesses. */
1944 pVCpu->cpum.s.GuestMsrs.msr.PkgCStateCfgCtrl = 1 /*C1*/ | RT_BIT_32(25) | RT_BIT_32(26) | RT_BIT_32(27) | RT_BIT_32(28);
1945
1946
1947 /*
1948 * Get the APIC base MSR from the APIC device. For historical reasons (saved state), the APIC base
1949 * continues to reside in the APIC device and we cache it here in the VCPU for all further accesses.
1950 */
1951 PDMApicGetBase(pVCpu, &pCtx->msrApicBase);
1952}
1953
1954
1955/**
1956 * Resets the CPU.
1957 *
1958 * @returns VINF_SUCCESS.
1959 * @param pVM Pointer to the VM.
1960 */
1961VMMR3DECL(void) CPUMR3Reset(PVM pVM)
1962{
1963 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1964 {
1965 CPUMR3ResetCpu(pVM, &pVM->aCpus[i]);
1966
1967#ifdef VBOX_WITH_CRASHDUMP_MAGIC
1968 PCPUMCTX pCtx = &pVM->aCpus[i].cpum.s.Guest;
1969
1970 /* Magic marker for searching in crash dumps. */
1971 strcpy((char *)pVM->aCpus[i].cpum.s.aMagic, "CPUMCPU Magic");
1972 pVM->aCpus[i].cpum.s.uMagic = UINT64_C(0xDEADBEEFDEADBEEF);
1973 pCtx->dr[5] = UINT64_C(0xDEADBEEFDEADBEEF);
1974#endif
1975 }
1976}
1977
1978
1979/**
1980 * Called both in pass 0 and the final pass.
1981 *
1982 * @param pVM Pointer to the VM.
1983 * @param pSSM The saved state handle.
1984 */
1985static void cpumR3SaveCpuId(PVM pVM, PSSMHANDLE pSSM)
1986{
1987 /*
1988 * Save all the CPU ID leaves here so we can check them for compatibility
1989 * upon loading.
1990 */
1991 SSMR3PutU32(pSSM, RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdStd));
1992 SSMR3PutMem(pSSM, &pVM->cpum.s.aGuestCpuIdStd[0], sizeof(pVM->cpum.s.aGuestCpuIdStd));
1993
1994 SSMR3PutU32(pSSM, RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdExt));
1995 SSMR3PutMem(pSSM, &pVM->cpum.s.aGuestCpuIdExt[0], sizeof(pVM->cpum.s.aGuestCpuIdExt));
1996
1997 SSMR3PutU32(pSSM, RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdCentaur));
1998 SSMR3PutMem(pSSM, &pVM->cpum.s.aGuestCpuIdCentaur[0], sizeof(pVM->cpum.s.aGuestCpuIdCentaur));
1999
2000 SSMR3PutMem(pSSM, &pVM->cpum.s.GuestCpuIdDef, sizeof(pVM->cpum.s.GuestCpuIdDef));
2001
2002 /*
2003 * Save a good portion of the raw CPU IDs as well as they may come in
2004 * handy when validating features for raw mode.
2005 */
2006 CPUMCPUID aRawStd[16];
2007 for (unsigned i = 0; i < RT_ELEMENTS(aRawStd); i++)
2008 ASMCpuIdExSlow(i, 0, 0, 0, &aRawStd[i].eax, &aRawStd[i].ebx, &aRawStd[i].ecx, &aRawStd[i].edx);
2009 SSMR3PutU32(pSSM, RT_ELEMENTS(aRawStd));
2010 SSMR3PutMem(pSSM, &aRawStd[0], sizeof(aRawStd));
2011
2012 CPUMCPUID aRawExt[32];
2013 for (unsigned i = 0; i < RT_ELEMENTS(aRawExt); i++)
2014 ASMCpuIdExSlow(i | UINT32_C(0x80000000), 0, 0, 0, &aRawExt[i].eax, &aRawExt[i].ebx, &aRawExt[i].ecx, &aRawExt[i].edx);
2015 SSMR3PutU32(pSSM, RT_ELEMENTS(aRawExt));
2016 SSMR3PutMem(pSSM, &aRawExt[0], sizeof(aRawExt));
2017}
2018
2019
2020static int cpumR3LoadCpuIdOneGuestArray(PSSMHANDLE pSSM, uint32_t uBase, PCPUMCPUIDLEAF *ppaLeaves, uint32_t *pcLeaves)
2021{
2022 uint32_t cCpuIds;
2023 int rc = SSMR3GetU32(pSSM, &cCpuIds);
2024 if (RT_SUCCESS(rc))
2025 {
2026 if (cCpuIds < 64)
2027 {
2028 for (uint32_t i = 0; i < cCpuIds; i++)
2029 {
2030 CPUMCPUID CpuId;
2031 rc = SSMR3GetMem(pSSM, &CpuId, sizeof(CpuId));
2032 if (RT_FAILURE(rc))
2033 break;
2034
2035 CPUMCPUIDLEAF NewLeaf;
2036 NewLeaf.uLeaf = uBase + i;
2037 NewLeaf.uSubLeaf = 0;
2038 NewLeaf.fSubLeafMask = 0;
2039 NewLeaf.uEax = CpuId.eax;
2040 NewLeaf.uEbx = CpuId.ebx;
2041 NewLeaf.uEcx = CpuId.ecx;
2042 NewLeaf.uEdx = CpuId.edx;
2043 NewLeaf.fFlags = 0;
2044 rc = cpumR3CpuIdInsert(ppaLeaves, pcLeaves, &NewLeaf);
2045 }
2046 }
2047 else
2048 rc = VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
2049 }
2050 if (RT_FAILURE(rc))
2051 {
2052 RTMemFree(*ppaLeaves);
2053 *ppaLeaves = NULL;
2054 *pcLeaves = 0;
2055 }
2056 return rc;
2057}
2058
2059
2060static int cpumR3LoadCpuIdGuestArrays(PSSMHANDLE pSSM, uint32_t uVersion, PCPUMCPUIDLEAF *ppaLeaves, uint32_t *pcLeaves)
2061{
2062 *ppaLeaves = NULL;
2063 *pcLeaves = 0;
2064
2065 int rc = cpumR3LoadCpuIdOneGuestArray(pSSM, UINT32_C(0x00000000), ppaLeaves, pcLeaves);
2066 if (RT_SUCCESS(rc))
2067 rc = cpumR3LoadCpuIdOneGuestArray(pSSM, UINT32_C(0x80000000), ppaLeaves, pcLeaves);
2068 if (RT_SUCCESS(rc))
2069 rc = cpumR3LoadCpuIdOneGuestArray(pSSM, UINT32_C(0xc0000000), ppaLeaves, pcLeaves);
2070
2071 return rc;
2072}
2073
2074
2075/**
2076 * Loads the CPU ID leaves saved by pass 0.
2077 *
2078 * @returns VBox status code.
2079 * @param pVM Pointer to the VM.
2080 * @param pSSM The saved state handle.
2081 * @param uVersion The format version.
2082 */
2083static int cpumR3LoadCpuId(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion)
2084{
2085 AssertMsgReturn(uVersion >= CPUM_SAVED_STATE_VERSION_VER3_2, ("%u\n", uVersion), VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION);
2086
2087 /*
2088 * Define a bunch of macros for simplifying the code.
2089 */
2090 /* Generic expression + failure message. */
2091#define CPUID_CHECK_RET(expr, fmt) \
2092 do { \
2093 if (!(expr)) \
2094 { \
2095 char *pszMsg = RTStrAPrintf2 fmt; /* lack of variadic macros sucks */ \
2096 if (fStrictCpuIdChecks) \
2097 { \
2098 int rcCpuid = SSMR3SetLoadError(pSSM, VERR_SSM_LOAD_CPUID_MISMATCH, RT_SRC_POS, "%s", pszMsg); \
2099 RTStrFree(pszMsg); \
2100 return rcCpuid; \
2101 } \
2102 LogRel(("CPUM: %s\n", pszMsg)); \
2103 RTStrFree(pszMsg); \
2104 } \
2105 } while (0)
2106#define CPUID_CHECK_WRN(expr, fmt) \
2107 do { \
2108 if (!(expr)) \
2109 LogRel(fmt); \
2110 } while (0)
2111
2112 /* For comparing two values and bitch if they differs. */
2113#define CPUID_CHECK2_RET(what, host, saved) \
2114 do { \
2115 if ((host) != (saved)) \
2116 { \
2117 if (fStrictCpuIdChecks) \
2118 return SSMR3SetLoadError(pSSM, VERR_SSM_LOAD_CPUID_MISMATCH, RT_SRC_POS, \
2119 N_(#what " mismatch: host=%#x saved=%#x"), (host), (saved)); \
2120 LogRel(("CPUM: " #what " differs: host=%#x saved=%#x\n", (host), (saved))); \
2121 } \
2122 } while (0)
2123#define CPUID_CHECK2_WRN(what, host, saved) \
2124 do { \
2125 if ((host) != (saved)) \
2126 LogRel(("CPUM: " #what " differs: host=%#x saved=%#x\n", (host), (saved))); \
2127 } while (0)
2128
2129 /* For checking raw cpu features (raw mode). */
2130#define CPUID_RAW_FEATURE_RET(set, reg, bit) \
2131 do { \
2132 if ((aHostRaw##set [1].reg & bit) != (aRaw##set [1].reg & bit)) \
2133 { \
2134 if (fStrictCpuIdChecks) \
2135 return SSMR3SetLoadError(pSSM, VERR_SSM_LOAD_CPUID_MISMATCH, RT_SRC_POS, \
2136 N_(#bit " mismatch: host=%d saved=%d"), \
2137 !!(aHostRaw##set [1].reg & (bit)), !!(aRaw##set [1].reg & (bit)) ); \
2138 LogRel(("CPUM: " #bit" differs: host=%d saved=%d\n", \
2139 !!(aHostRaw##set [1].reg & (bit)), !!(aRaw##set [1].reg & (bit)) )); \
2140 } \
2141 } while (0)
2142#define CPUID_RAW_FEATURE_WRN(set, reg, bit) \
2143 do { \
2144 if ((aHostRaw##set [1].reg & bit) != (aRaw##set [1].reg & bit)) \
2145 LogRel(("CPUM: " #bit" differs: host=%d saved=%d\n", \
2146 !!(aHostRaw##set [1].reg & (bit)), !!(aRaw##set [1].reg & (bit)) )); \
2147 } while (0)
2148#define CPUID_RAW_FEATURE_IGN(set, reg, bit) do { } while (0)
2149
2150 /* For checking guest features. */
2151#define CPUID_GST_FEATURE_RET(set, reg, bit) \
2152 do { \
2153 if ( (aGuestCpuId##set [1].reg & bit) \
2154 && !(aHostRaw##set [1].reg & bit) \
2155 && !(aHostOverride##set [1].reg & bit) \
2156 ) \
2157 { \
2158 if (fStrictCpuIdChecks) \
2159 return SSMR3SetLoadError(pSSM, VERR_SSM_LOAD_CPUID_MISMATCH, RT_SRC_POS, \
2160 N_(#bit " is not supported by the host but has already exposed to the guest")); \
2161 LogRel(("CPUM: " #bit " is not supported by the host but has already exposed to the guest\n")); \
2162 } \
2163 } while (0)
2164#define CPUID_GST_FEATURE_WRN(set, reg, bit) \
2165 do { \
2166 if ( (aGuestCpuId##set [1].reg & bit) \
2167 && !(aHostRaw##set [1].reg & bit) \
2168 && !(aHostOverride##set [1].reg & bit) \
2169 ) \
2170 LogRel(("CPUM: " #bit " is not supported by the host but has already exposed to the guest\n")); \
2171 } while (0)
2172#define CPUID_GST_FEATURE_EMU(set, reg, bit) \
2173 do { \
2174 if ( (aGuestCpuId##set [1].reg & bit) \
2175 && !(aHostRaw##set [1].reg & bit) \
2176 && !(aHostOverride##set [1].reg & bit) \
2177 ) \
2178 LogRel(("CPUM: Warning - " #bit " is not supported by the host but already exposed to the guest. This may impact performance.\n")); \
2179 } while (0)
2180#define CPUID_GST_FEATURE_IGN(set, reg, bit) do { } while (0)
2181
2182 /* For checking guest features if AMD guest CPU. */
2183#define CPUID_GST_AMD_FEATURE_RET(set, reg, bit) \
2184 do { \
2185 if ( (aGuestCpuId##set [1].reg & bit) \
2186 && fGuestAmd \
2187 && (!fGuestAmd || !(aHostRaw##set [1].reg & bit)) \
2188 && !(aHostOverride##set [1].reg & bit) \
2189 ) \
2190 { \
2191 if (fStrictCpuIdChecks) \
2192 return SSMR3SetLoadError(pSSM, VERR_SSM_LOAD_CPUID_MISMATCH, RT_SRC_POS, \
2193 N_(#bit " is not supported by the host but has already exposed to the guest")); \
2194 LogRel(("CPUM: " #bit " is not supported by the host but has already exposed to the guest\n")); \
2195 } \
2196 } while (0)
2197#define CPUID_GST_AMD_FEATURE_WRN(set, reg, bit) \
2198 do { \
2199 if ( (aGuestCpuId##set [1].reg & bit) \
2200 && fGuestAmd \
2201 && (!fGuestAmd || !(aHostRaw##set [1].reg & bit)) \
2202 && !(aHostOverride##set [1].reg & bit) \
2203 ) \
2204 LogRel(("CPUM: " #bit " is not supported by the host but has already exposed to the guest\n")); \
2205 } while (0)
2206#define CPUID_GST_AMD_FEATURE_EMU(set, reg, bit) \
2207 do { \
2208 if ( (aGuestCpuId##set [1].reg & bit) \
2209 && fGuestAmd \
2210 && (!fGuestAmd || !(aHostRaw##set [1].reg & bit)) \
2211 && !(aHostOverride##set [1].reg & bit) \
2212 ) \
2213 LogRel(("CPUM: Warning - " #bit " is not supported by the host but already exposed to the guest. This may impact performance.\n")); \
2214 } while (0)
2215#define CPUID_GST_AMD_FEATURE_IGN(set, reg, bit) do { } while (0)
2216
2217 /* For checking AMD features which have a corresponding bit in the standard
2218 range. (Intel defines very few bits in the extended feature sets.) */
2219#define CPUID_GST_FEATURE2_RET(reg, ExtBit, StdBit) \
2220 do { \
2221 if ( (aGuestCpuIdExt [1].reg & (ExtBit)) \
2222 && !(fHostAmd \
2223 ? aHostRawExt[1].reg & (ExtBit) \
2224 : aHostRawStd[1].reg & (StdBit)) \
2225 && !(aHostOverrideExt[1].reg & (ExtBit)) \
2226 ) \
2227 { \
2228 if (fStrictCpuIdChecks) \
2229 return SSMR3SetLoadError(pSSM, VERR_SSM_LOAD_CPUID_MISMATCH, RT_SRC_POS, \
2230 N_(#ExtBit " is not supported by the host but has already exposed to the guest")); \
2231 LogRel(("CPUM: " #ExtBit " is not supported by the host but has already exposed to the guest\n")); \
2232 } \
2233 } while (0)
2234#define CPUID_GST_FEATURE2_WRN(reg, ExtBit, StdBit) \
2235 do { \
2236 if ( (aGuestCpuIdExt [1].reg & (ExtBit)) \
2237 && !(fHostAmd \
2238 ? aHostRawExt[1].reg & (ExtBit) \
2239 : aHostRawStd[1].reg & (StdBit)) \
2240 && !(aHostOverrideExt[1].reg & (ExtBit)) \
2241 ) \
2242 LogRel(("CPUM: " #ExtBit " is not supported by the host but has already exposed to the guest\n")); \
2243 } while (0)
2244#define CPUID_GST_FEATURE2_EMU(reg, ExtBit, StdBit) \
2245 do { \
2246 if ( (aGuestCpuIdExt [1].reg & (ExtBit)) \
2247 && !(fHostAmd \
2248 ? aHostRawExt[1].reg & (ExtBit) \
2249 : aHostRawStd[1].reg & (StdBit)) \
2250 && !(aHostOverrideExt[1].reg & (ExtBit)) \
2251 ) \
2252 LogRel(("CPUM: Warning - " #ExtBit " is not supported by the host but already exposed to the guest. This may impact performance.\n")); \
2253 } while (0)
2254#define CPUID_GST_FEATURE2_IGN(reg, ExtBit, StdBit) do { } while (0)
2255
2256 /*
2257 * Load them into stack buffers first.
2258 */
2259 PCPUMCPUIDLEAF paLeaves;
2260 uint32_t cLeaves;
2261 int rc = cpumR3LoadCpuIdGuestArrays(pSSM, uVersion, &paLeaves, &cLeaves);
2262 AssertRCReturn(rc, rc);
2263
2264 /** @todo we'll be leaking paLeaves on error return... */
2265
2266 CPUMCPUID GuestCpuIdDef;
2267 rc = SSMR3GetMem(pSSM, &GuestCpuIdDef, sizeof(GuestCpuIdDef));
2268 AssertRCReturn(rc, rc);
2269
2270 CPUMCPUID aRawStd[16];
2271 uint32_t cRawStd;
2272 rc = SSMR3GetU32(pSSM, &cRawStd); AssertRCReturn(rc, rc);
2273 if (cRawStd > RT_ELEMENTS(aRawStd))
2274 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
2275 rc = SSMR3GetMem(pSSM, &aRawStd[0], cRawStd * sizeof(aRawStd[0]));
2276 AssertRCReturn(rc, rc);
2277 for (uint32_t i = cRawStd; i < RT_ELEMENTS(aRawStd); i++)
2278 ASMCpuIdExSlow(i, 0, 0, 0, &aRawStd[i].eax, &aRawStd[i].ebx, &aRawStd[i].ecx, &aRawStd[i].edx);
2279
2280 CPUMCPUID aRawExt[32];
2281 uint32_t cRawExt;
2282 rc = SSMR3GetU32(pSSM, &cRawExt); AssertRCReturn(rc, rc);
2283 if (cRawExt > RT_ELEMENTS(aRawExt))
2284 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
2285 rc = SSMR3GetMem(pSSM, &aRawExt[0], cRawExt * sizeof(aRawExt[0]));
2286 AssertRCReturn(rc, rc);
2287 for (uint32_t i = cRawExt; i < RT_ELEMENTS(aRawExt); i++)
2288 ASMCpuIdExSlow(i | UINT32_C(0x80000000), 0, 0, 0, &aRawExt[i].eax, &aRawExt[i].ebx, &aRawExt[i].ecx, &aRawExt[i].edx);
2289
2290 /*
2291 * Get the raw CPU IDs for the current host.
2292 */
2293 CPUMCPUID aHostRawStd[16];
2294 for (unsigned i = 0; i < RT_ELEMENTS(aHostRawStd); i++)
2295 ASMCpuIdExSlow(i, 0, 0, 0, &aHostRawStd[i].eax, &aHostRawStd[i].ebx, &aHostRawStd[i].ecx, &aHostRawStd[i].edx);
2296
2297 CPUMCPUID aHostRawExt[32];
2298 for (unsigned i = 0; i < RT_ELEMENTS(aHostRawExt); i++)
2299 ASMCpuIdExSlow(i | UINT32_C(0x80000000), 0, 0, 0,
2300 &aHostRawExt[i].eax, &aHostRawExt[i].ebx, &aHostRawExt[i].ecx, &aHostRawExt[i].edx);
2301
2302 /*
2303 * Get the host and guest overrides so we don't reject the state because
2304 * some feature was enabled thru these interfaces.
2305 * Note! We currently only need the feature leaves, so skip rest.
2306 */
2307 PCFGMNODE pOverrideCfg = CFGMR3GetChild(CFGMR3GetRoot(pVM), "CPUM/HostCPUID");
2308 CPUMCPUID aHostOverrideStd[2];
2309 memcpy(&aHostOverrideStd[0], &aHostRawStd[0], sizeof(aHostOverrideStd));
2310 cpumR3CpuIdInitLoadOverrideSet(UINT32_C(0x00000000), &aHostOverrideStd[0], RT_ELEMENTS(aHostOverrideStd), pOverrideCfg);
2311
2312 CPUMCPUID aHostOverrideExt[2];
2313 memcpy(&aHostOverrideExt[0], &aHostRawExt[0], sizeof(aHostOverrideExt));
2314 cpumR3CpuIdInitLoadOverrideSet(UINT32_C(0x80000000), &aHostOverrideExt[0], RT_ELEMENTS(aHostOverrideExt), pOverrideCfg);
2315
2316 /*
2317 * This can be skipped.
2318 */
2319 bool fStrictCpuIdChecks;
2320 CFGMR3QueryBoolDef(CFGMR3GetChild(CFGMR3GetRoot(pVM), "CPUM"), "StrictCpuIdChecks", &fStrictCpuIdChecks, true);
2321
2322
2323
2324 /*
2325 * For raw-mode we'll require that the CPUs are very similar since we don't
2326 * intercept CPUID instructions for user mode applications.
2327 */
2328 if (!HMIsEnabled(pVM))
2329 {
2330 /* CPUID(0) */
2331 CPUID_CHECK_RET( aHostRawStd[0].ebx == aRawStd[0].ebx
2332 && aHostRawStd[0].ecx == aRawStd[0].ecx
2333 && aHostRawStd[0].edx == aRawStd[0].edx,
2334 (N_("CPU vendor mismatch: host='%.4s%.4s%.4s' saved='%.4s%.4s%.4s'"),
2335 &aHostRawStd[0].ebx, &aHostRawStd[0].edx, &aHostRawStd[0].ecx,
2336 &aRawStd[0].ebx, &aRawStd[0].edx, &aRawStd[0].ecx));
2337 CPUID_CHECK2_WRN("Std CPUID max leaf", aHostRawStd[0].eax, aRawStd[0].eax);
2338 CPUID_CHECK2_WRN("Reserved bits 15:14", (aHostRawExt[1].eax >> 14) & 3, (aRawExt[1].eax >> 14) & 3);
2339 CPUID_CHECK2_WRN("Reserved bits 31:28", aHostRawExt[1].eax >> 28, aRawExt[1].eax >> 28);
2340
2341 bool const fIntel = ASMIsIntelCpuEx(aRawStd[0].ebx, aRawStd[0].ecx, aRawStd[0].edx);
2342
2343 /* CPUID(1).eax */
2344 CPUID_CHECK2_RET("CPU family", ASMGetCpuFamily(aHostRawStd[1].eax), ASMGetCpuFamily(aRawStd[1].eax));
2345 CPUID_CHECK2_RET("CPU model", ASMGetCpuModel(aHostRawStd[1].eax, fIntel), ASMGetCpuModel(aRawStd[1].eax, fIntel));
2346 CPUID_CHECK2_WRN("CPU type", (aHostRawStd[1].eax >> 12) & 3, (aRawStd[1].eax >> 12) & 3 );
2347
2348 /* CPUID(1).ebx - completely ignore CPU count and APIC ID. */
2349 CPUID_CHECK2_RET("CPU brand ID", aHostRawStd[1].ebx & 0xff, aRawStd[1].ebx & 0xff);
2350 CPUID_CHECK2_WRN("CLFLUSH chunk count", (aHostRawStd[1].ebx >> 8) & 0xff, (aRawStd[1].ebx >> 8) & 0xff);
2351
2352 /* CPUID(1).ecx */
2353 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_SSE3);
2354 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_PCLMUL);
2355 CPUID_RAW_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_DTES64);
2356 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_MONITOR);
2357 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_CPLDS);
2358 CPUID_RAW_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_VMX);
2359 CPUID_RAW_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_SMX);
2360 CPUID_RAW_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_EST);
2361 CPUID_RAW_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_TM2);
2362 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_SSSE3);
2363 CPUID_RAW_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_CNTXID);
2364 CPUID_RAW_FEATURE_RET(Std, ecx, RT_BIT_32(11) /*reserved*/ );
2365 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_FMA);
2366 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_CX16);
2367 CPUID_RAW_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_TPRUPDATE);
2368 CPUID_RAW_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_PDCM);
2369 CPUID_RAW_FEATURE_RET(Std, ecx, RT_BIT_32(16) /*reserved*/);
2370 CPUID_RAW_FEATURE_RET(Std, ecx, RT_BIT_32(17) /*reserved*/);
2371 CPUID_RAW_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_DCA);
2372 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_SSE4_1);
2373 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_SSE4_2);
2374 CPUID_RAW_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_X2APIC);
2375 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_MOVBE);
2376 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_POPCNT);
2377 CPUID_RAW_FEATURE_RET(Std, ecx, RT_BIT_32(24) /*reserved*/);
2378 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_AES);
2379 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_XSAVE);
2380 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_OSXSAVE);
2381 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_AVX);
2382 CPUID_RAW_FEATURE_RET(Std, ecx, RT_BIT_32(29) /*reserved*/);
2383 CPUID_RAW_FEATURE_RET(Std, ecx, RT_BIT_32(30) /*reserved*/);
2384 CPUID_RAW_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_HVP);
2385
2386 /* CPUID(1).edx */
2387 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_FPU);
2388 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_VME);
2389 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_DE);
2390 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PSE);
2391 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_TSC);
2392 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_MSR);
2393 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PAE);
2394 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_MCE);
2395 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_CX8);
2396 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_APIC);
2397 CPUID_RAW_FEATURE_RET(Std, edx, RT_BIT_32(10) /*reserved*/);
2398 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_SEP);
2399 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_MTRR);
2400 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PGE);
2401 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_MCA);
2402 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_CMOV);
2403 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PAT);
2404 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PSE36);
2405 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PSN);
2406 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_CLFSH);
2407 CPUID_RAW_FEATURE_RET(Std, edx, RT_BIT_32(20) /*reserved*/);
2408 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_DS);
2409 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_ACPI);
2410 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_MMX);
2411 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_FXSR);
2412 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_SSE);
2413 CPUID_RAW_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_SSE2);
2414 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_SS);
2415 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_HTT);
2416 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_TM);
2417 CPUID_RAW_FEATURE_RET(Std, edx, RT_BIT_32(30) /*JMPE/IA64*/);
2418 CPUID_RAW_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PBE);
2419
2420 /* CPUID(2) - config, mostly about caches. ignore. */
2421 /* CPUID(3) - processor serial number. ignore. */
2422 /* CPUID(4) - config, cache and topology - takes ECX as input. ignore. */
2423 /* CPUID(5) - mwait/monitor config. ignore. */
2424 /* CPUID(6) - power management. ignore. */
2425 /* CPUID(7) - ???. ignore. */
2426 /* CPUID(8) - ???. ignore. */
2427 /* CPUID(9) - DCA. ignore for now. */
2428 /* CPUID(a) - PeMo info. ignore for now. */
2429 /* CPUID(b) - topology info - takes ECX as input. ignore. */
2430
2431 /* CPUID(d) - XCR0 stuff - takes ECX as input. We only warn about the main level (ECX=0) for now. */
2432 CPUID_CHECK_WRN( aRawStd[0].eax < UINT32_C(0x0000000d)
2433 || aHostRawStd[0].eax >= UINT32_C(0x0000000d),
2434 ("CPUM: Standard leaf D was present on saved state host, not present on current.\n"));
2435 if ( aRawStd[0].eax >= UINT32_C(0x0000000d)
2436 && aHostRawStd[0].eax >= UINT32_C(0x0000000d))
2437 {
2438 CPUID_CHECK2_WRN("Valid low XCR0 bits", aHostRawStd[0xd].eax, aRawStd[0xd].eax);
2439 CPUID_CHECK2_WRN("Valid high XCR0 bits", aHostRawStd[0xd].edx, aRawStd[0xd].edx);
2440 CPUID_CHECK2_WRN("Current XSAVE/XRSTOR area size", aHostRawStd[0xd].ebx, aRawStd[0xd].ebx);
2441 CPUID_CHECK2_WRN("Max XSAVE/XRSTOR area size", aHostRawStd[0xd].ecx, aRawStd[0xd].ecx);
2442 }
2443
2444 /* CPUID(0x80000000) - same as CPUID(0) except for eax.
2445 Note! Intel have/is marking many of the fields here as reserved. We
2446 will verify them as if it's an AMD CPU. */
2447 CPUID_CHECK_RET( (aHostRawExt[0].eax >= UINT32_C(0x80000001) && aHostRawExt[0].eax <= UINT32_C(0x8000007f))
2448 || !(aRawExt[0].eax >= UINT32_C(0x80000001) && aRawExt[0].eax <= UINT32_C(0x8000007f)),
2449 (N_("Extended leaves was present on saved state host, but is missing on the current\n")));
2450 if (aRawExt[0].eax >= UINT32_C(0x80000001) && aRawExt[0].eax <= UINT32_C(0x8000007f))
2451 {
2452 CPUID_CHECK_RET( aHostRawExt[0].ebx == aRawExt[0].ebx
2453 && aHostRawExt[0].ecx == aRawExt[0].ecx
2454 && aHostRawExt[0].edx == aRawExt[0].edx,
2455 (N_("CPU vendor mismatch: host='%.4s%.4s%.4s' saved='%.4s%.4s%.4s'"),
2456 &aHostRawExt[0].ebx, &aHostRawExt[0].edx, &aHostRawExt[0].ecx,
2457 &aRawExt[0].ebx, &aRawExt[0].edx, &aRawExt[0].ecx));
2458 CPUID_CHECK2_WRN("Ext CPUID max leaf", aHostRawExt[0].eax, aRawExt[0].eax);
2459
2460 /* CPUID(0x80000001).eax - same as CPUID(0).eax. */
2461 CPUID_CHECK2_RET("CPU family", ASMGetCpuFamily(aHostRawExt[1].eax), ASMGetCpuFamily(aRawExt[1].eax));
2462 CPUID_CHECK2_RET("CPU model", ASMGetCpuModel(aHostRawExt[1].eax, fIntel), ASMGetCpuModel(aRawExt[1].eax, fIntel));
2463 CPUID_CHECK2_WRN("CPU type", (aHostRawExt[1].eax >> 12) & 3, (aRawExt[1].eax >> 12) & 3 );
2464 CPUID_CHECK2_WRN("Reserved bits 15:14", (aHostRawExt[1].eax >> 14) & 3, (aRawExt[1].eax >> 14) & 3 );
2465 CPUID_CHECK2_WRN("Reserved bits 31:28", aHostRawExt[1].eax >> 28, aRawExt[1].eax >> 28);
2466
2467 /* CPUID(0x80000001).ebx - Brand ID (maybe), just warn if things differs. */
2468 CPUID_CHECK2_WRN("CPU BrandID", aHostRawExt[1].ebx & 0xffff, aRawExt[1].ebx & 0xffff);
2469 CPUID_CHECK2_WRN("Reserved bits 16:27", (aHostRawExt[1].ebx >> 16) & 0xfff, (aRawExt[1].ebx >> 16) & 0xfff);
2470 CPUID_CHECK2_WRN("PkgType", (aHostRawExt[1].ebx >> 28) & 0xf, (aRawExt[1].ebx >> 28) & 0xf);
2471
2472 /* CPUID(0x80000001).ecx */
2473 CPUID_RAW_FEATURE_IGN(Ext, ecx, X86_CPUID_EXT_FEATURE_ECX_LAHF_SAHF);
2474 CPUID_RAW_FEATURE_IGN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_CMPL);
2475 CPUID_RAW_FEATURE_IGN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_SVM);
2476 CPUID_RAW_FEATURE_IGN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_EXT_APIC);
2477 CPUID_RAW_FEATURE_IGN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_CR8L);
2478 CPUID_RAW_FEATURE_WRN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_ABM);
2479 CPUID_RAW_FEATURE_WRN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_SSE4A);
2480 CPUID_RAW_FEATURE_WRN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_MISALNSSE);
2481 CPUID_RAW_FEATURE_WRN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_3DNOWPRF);
2482 CPUID_RAW_FEATURE_WRN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_OSVW);
2483 CPUID_RAW_FEATURE_IGN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_IBS);
2484 CPUID_RAW_FEATURE_WRN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_SSE5);
2485 CPUID_RAW_FEATURE_IGN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_SKINIT);
2486 CPUID_RAW_FEATURE_IGN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_WDT);
2487 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(14));
2488 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(15));
2489 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(16));
2490 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(17));
2491 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(18));
2492 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(19));
2493 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(20));
2494 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(21));
2495 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(22));
2496 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(23));
2497 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(24));
2498 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(25));
2499 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(26));
2500 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(27));
2501 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(28));
2502 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(29));
2503 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(30));
2504 CPUID_RAW_FEATURE_WRN(Ext, ecx, RT_BIT_32(31));
2505
2506 /* CPUID(0x80000001).edx */
2507 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_FPU);
2508 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_VME);
2509 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_DE);
2510 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_PSE);
2511 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_TSC);
2512 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_MSR);
2513 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_PAE);
2514 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_MCE);
2515 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_CX8);
2516 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_APIC);
2517 CPUID_RAW_FEATURE_IGN(Ext, edx, RT_BIT_32(10) /*reserved*/);
2518 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_EXT_FEATURE_EDX_SEP);
2519 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_MTRR);
2520 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_PGE);
2521 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_MCA);
2522 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_CMOV);
2523 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_PAT);
2524 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_PSE36);
2525 CPUID_RAW_FEATURE_IGN(Ext, edx, RT_BIT_32(18) /*reserved*/);
2526 CPUID_RAW_FEATURE_IGN(Ext, edx, RT_BIT_32(19) /*reserved*/);
2527 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_EXT_FEATURE_EDX_NX);
2528 CPUID_RAW_FEATURE_IGN(Ext, edx, RT_BIT_32(21) /*reserved*/);
2529 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_AXMMX);
2530 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_MMX);
2531 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_FXSR);
2532 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_FFXSR);
2533 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_EXT_FEATURE_EDX_PAGE1GB);
2534 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_EXT_FEATURE_EDX_RDTSCP);
2535 CPUID_RAW_FEATURE_IGN(Ext, edx, RT_BIT_32(28) /*reserved*/);
2536 CPUID_RAW_FEATURE_IGN(Ext, edx, X86_CPUID_EXT_FEATURE_EDX_LONG_MODE);
2537 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_3DNOW_EX);
2538 CPUID_RAW_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_3DNOW);
2539
2540 /** @todo verify the rest as well. */
2541 }
2542 }
2543
2544
2545
2546 /*
2547 * Verify that we can support the features already exposed to the guest on
2548 * this host.
2549 *
2550 * Most of the features we're emulating requires intercepting instruction
2551 * and doing it the slow way, so there is no need to warn when they aren't
2552 * present in the host CPU. Thus we use IGN instead of EMU on these.
2553 *
2554 * Trailing comments:
2555 * "EMU" - Possible to emulate, could be lots of work and very slow.
2556 * "EMU?" - Can this be emulated?
2557 */
2558 CPUMCPUID aGuestCpuIdStd[2];
2559 RT_ZERO(aGuestCpuIdStd);
2560 cpumR3CpuIdGetLeafLegacy(paLeaves, cLeaves, 1, 0, &aGuestCpuIdStd[1]);
2561
2562 /* CPUID(1).ecx */
2563 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_SSE3); // -> EMU
2564 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_PCLMUL); // -> EMU?
2565 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_DTES64); // -> EMU?
2566 CPUID_GST_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_MONITOR);
2567 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_CPLDS); // -> EMU?
2568 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_VMX); // -> EMU
2569 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_SMX); // -> EMU
2570 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_EST); // -> EMU
2571 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_TM2); // -> EMU?
2572 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_SSSE3); // -> EMU
2573 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_CNTXID); // -> EMU
2574 CPUID_GST_FEATURE_RET(Std, ecx, RT_BIT_32(11) /*reserved*/ );
2575 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_FMA); // -> EMU? what's this?
2576 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_CX16); // -> EMU?
2577 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_TPRUPDATE);//-> EMU
2578 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_PDCM); // -> EMU
2579 CPUID_GST_FEATURE_RET(Std, ecx, RT_BIT_32(16) /*reserved*/);
2580 CPUID_GST_FEATURE_RET(Std, ecx, RT_BIT_32(17) /*reserved*/);
2581 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_DCA); // -> EMU?
2582 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_SSE4_1); // -> EMU
2583 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_SSE4_2); // -> EMU
2584 CPUID_GST_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_X2APIC);
2585 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_MOVBE); // -> EMU
2586 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_POPCNT); // -> EMU
2587 CPUID_GST_FEATURE_RET(Std, ecx, RT_BIT_32(24) /*reserved*/);
2588 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_AES); // -> EMU
2589 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_XSAVE); // -> EMU
2590 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_OSXSAVE); // -> EMU
2591 CPUID_GST_FEATURE_RET(Std, ecx, X86_CPUID_FEATURE_ECX_AVX); // -> EMU?
2592 CPUID_GST_FEATURE_RET(Std, ecx, RT_BIT_32(29) /*reserved*/);
2593 CPUID_GST_FEATURE_RET(Std, ecx, RT_BIT_32(30) /*reserved*/);
2594 CPUID_GST_FEATURE_IGN(Std, ecx, X86_CPUID_FEATURE_ECX_HVP); // Normally not set by host
2595
2596 /* CPUID(1).edx */
2597 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_FPU);
2598 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_VME);
2599 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_DE); // -> EMU?
2600 CPUID_GST_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PSE);
2601 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_TSC); // -> EMU
2602 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_MSR); // -> EMU
2603 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_PAE);
2604 CPUID_GST_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_MCE);
2605 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_CX8); // -> EMU?
2606 CPUID_GST_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_APIC);
2607 CPUID_GST_FEATURE_RET(Std, edx, RT_BIT_32(10) /*reserved*/);
2608 CPUID_GST_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_SEP);
2609 CPUID_GST_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_MTRR);
2610 CPUID_GST_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PGE);
2611 CPUID_GST_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_MCA);
2612 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_CMOV); // -> EMU
2613 CPUID_GST_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PAT);
2614 CPUID_GST_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PSE36);
2615 CPUID_GST_FEATURE_IGN(Std, edx, X86_CPUID_FEATURE_EDX_PSN);
2616 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_CLFSH); // -> EMU
2617 CPUID_GST_FEATURE_RET(Std, edx, RT_BIT_32(20) /*reserved*/);
2618 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_DS); // -> EMU?
2619 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_ACPI); // -> EMU?
2620 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_MMX); // -> EMU
2621 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_FXSR); // -> EMU
2622 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_SSE); // -> EMU
2623 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_SSE2); // -> EMU
2624 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_SS); // -> EMU?
2625 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_HTT); // -> EMU?
2626 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_TM); // -> EMU?
2627 CPUID_GST_FEATURE_RET(Std, edx, RT_BIT_32(30) /*JMPE/IA64*/); // -> EMU
2628 CPUID_GST_FEATURE_RET(Std, edx, X86_CPUID_FEATURE_EDX_PBE); // -> EMU?
2629
2630 /* CPUID(0x80000000). */
2631 CPUMCPUID aGuestCpuIdExt[2];
2632 RT_ZERO(aGuestCpuIdExt);
2633 if (cpumR3CpuIdGetLeafLegacy(paLeaves, cLeaves, UINT32_C(0x80000001), 0, &aGuestCpuIdExt[1]))
2634 {
2635 /** @todo deal with no 0x80000001 on the host. */
2636 bool const fHostAmd = ASMIsAmdCpuEx(aHostRawStd[0].ebx, aHostRawStd[0].ecx, aHostRawStd[0].edx);
2637 bool const fGuestAmd = ASMIsAmdCpuEx(aGuestCpuIdExt[0].ebx, aGuestCpuIdExt[0].ecx, aGuestCpuIdExt[0].edx);
2638
2639 /* CPUID(0x80000001).ecx */
2640 CPUID_GST_FEATURE_WRN(Ext, ecx, X86_CPUID_EXT_FEATURE_ECX_LAHF_SAHF); // -> EMU
2641 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_CMPL); // -> EMU
2642 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_SVM); // -> EMU
2643 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_EXT_APIC);// ???
2644 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_CR8L); // -> EMU
2645 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_ABM); // -> EMU
2646 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_SSE4A); // -> EMU
2647 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_MISALNSSE);//-> EMU
2648 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_3DNOWPRF);// -> EMU
2649 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_OSVW); // -> EMU?
2650 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_IBS); // -> EMU
2651 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_SSE5); // -> EMU
2652 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_SKINIT); // -> EMU
2653 CPUID_GST_AMD_FEATURE_RET(Ext, ecx, X86_CPUID_AMD_FEATURE_ECX_WDT); // -> EMU
2654 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(14));
2655 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(15));
2656 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(16));
2657 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(17));
2658 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(18));
2659 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(19));
2660 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(20));
2661 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(21));
2662 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(22));
2663 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(23));
2664 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(24));
2665 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(25));
2666 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(26));
2667 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(27));
2668 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(28));
2669 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(29));
2670 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(30));
2671 CPUID_GST_AMD_FEATURE_WRN(Ext, ecx, RT_BIT_32(31));
2672
2673 /* CPUID(0x80000001).edx */
2674 CPUID_GST_FEATURE2_RET( edx, X86_CPUID_AMD_FEATURE_EDX_FPU, X86_CPUID_FEATURE_EDX_FPU); // -> EMU
2675 CPUID_GST_FEATURE2_RET( edx, X86_CPUID_AMD_FEATURE_EDX_VME, X86_CPUID_FEATURE_EDX_VME); // -> EMU
2676 CPUID_GST_FEATURE2_RET( edx, X86_CPUID_AMD_FEATURE_EDX_DE, X86_CPUID_FEATURE_EDX_DE); // -> EMU
2677 CPUID_GST_FEATURE2_IGN( edx, X86_CPUID_AMD_FEATURE_EDX_PSE, X86_CPUID_FEATURE_EDX_PSE);
2678 CPUID_GST_FEATURE2_RET( edx, X86_CPUID_AMD_FEATURE_EDX_TSC, X86_CPUID_FEATURE_EDX_TSC); // -> EMU
2679 CPUID_GST_FEATURE2_RET( edx, X86_CPUID_AMD_FEATURE_EDX_MSR, X86_CPUID_FEATURE_EDX_MSR); // -> EMU
2680 CPUID_GST_FEATURE2_RET( edx, X86_CPUID_AMD_FEATURE_EDX_PAE, X86_CPUID_FEATURE_EDX_PAE);
2681 CPUID_GST_FEATURE2_IGN( edx, X86_CPUID_AMD_FEATURE_EDX_MCE, X86_CPUID_FEATURE_EDX_MCE);
2682 CPUID_GST_FEATURE2_RET( edx, X86_CPUID_AMD_FEATURE_EDX_CX8, X86_CPUID_FEATURE_EDX_CX8); // -> EMU?
2683 CPUID_GST_FEATURE2_IGN( edx, X86_CPUID_AMD_FEATURE_EDX_APIC, X86_CPUID_FEATURE_EDX_APIC);
2684 CPUID_GST_AMD_FEATURE_WRN(Ext, edx, RT_BIT_32(10) /*reserved*/);
2685 CPUID_GST_FEATURE_IGN( Ext, edx, X86_CPUID_EXT_FEATURE_EDX_SYSCALL); // On Intel: long mode only.
2686 CPUID_GST_FEATURE2_IGN( edx, X86_CPUID_AMD_FEATURE_EDX_MTRR, X86_CPUID_FEATURE_EDX_MTRR);
2687 CPUID_GST_FEATURE2_IGN( edx, X86_CPUID_AMD_FEATURE_EDX_PGE, X86_CPUID_FEATURE_EDX_PGE);
2688 CPUID_GST_FEATURE2_IGN( edx, X86_CPUID_AMD_FEATURE_EDX_MCA, X86_CPUID_FEATURE_EDX_MCA);
2689 CPUID_GST_FEATURE2_RET( edx, X86_CPUID_AMD_FEATURE_EDX_CMOV, X86_CPUID_FEATURE_EDX_CMOV); // -> EMU
2690 CPUID_GST_FEATURE2_IGN( edx, X86_CPUID_AMD_FEATURE_EDX_PAT, X86_CPUID_FEATURE_EDX_PAT);
2691 CPUID_GST_FEATURE2_IGN( edx, X86_CPUID_AMD_FEATURE_EDX_PSE36, X86_CPUID_FEATURE_EDX_PSE36);
2692 CPUID_GST_AMD_FEATURE_WRN(Ext, edx, RT_BIT_32(18) /*reserved*/);
2693 CPUID_GST_AMD_FEATURE_WRN(Ext, edx, RT_BIT_32(19) /*reserved*/);
2694 CPUID_GST_FEATURE_RET( Ext, edx, X86_CPUID_EXT_FEATURE_EDX_NX);
2695 CPUID_GST_FEATURE_WRN( Ext, edx, RT_BIT_32(21) /*reserved*/);
2696 CPUID_GST_FEATURE_RET( Ext, edx, X86_CPUID_AMD_FEATURE_EDX_AXMMX);
2697 CPUID_GST_FEATURE2_RET( edx, X86_CPUID_AMD_FEATURE_EDX_MMX, X86_CPUID_FEATURE_EDX_MMX); // -> EMU
2698 CPUID_GST_FEATURE2_RET( edx, X86_CPUID_AMD_FEATURE_EDX_FXSR, X86_CPUID_FEATURE_EDX_FXSR); // -> EMU
2699 CPUID_GST_AMD_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_FFXSR);
2700 CPUID_GST_AMD_FEATURE_RET(Ext, edx, X86_CPUID_EXT_FEATURE_EDX_PAGE1GB);
2701 CPUID_GST_AMD_FEATURE_RET(Ext, edx, X86_CPUID_EXT_FEATURE_EDX_RDTSCP);
2702 CPUID_GST_FEATURE_IGN( Ext, edx, RT_BIT_32(28) /*reserved*/);
2703 CPUID_GST_FEATURE_RET( Ext, edx, X86_CPUID_EXT_FEATURE_EDX_LONG_MODE);
2704 CPUID_GST_AMD_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_3DNOW_EX);
2705 CPUID_GST_AMD_FEATURE_RET(Ext, edx, X86_CPUID_AMD_FEATURE_EDX_3DNOW);
2706 }
2707
2708 /*
2709 * We're good, commit the CPU ID leaves.
2710 */
2711 MMHyperFree(pVM, pVM->cpum.s.GuestInfo.paCpuIdLeavesR3);
2712 pVM->cpum.s.GuestInfo.paCpuIdLeavesR0 = NIL_RTR0PTR;
2713 pVM->cpum.s.GuestInfo.paCpuIdLeavesRC = NIL_RTRCPTR;
2714 pVM->cpum.s.GuestInfo.DefCpuId = GuestCpuIdDef;
2715 rc = cpumR3CpuIdInstallAndExplodeLeaves(pVM, &pVM->cpum.s, paLeaves, cLeaves);
2716 RTMemFree(paLeaves);
2717 AssertLogRelRCReturn(rc, rc);
2718
2719
2720#undef CPUID_CHECK_RET
2721#undef CPUID_CHECK_WRN
2722#undef CPUID_CHECK2_RET
2723#undef CPUID_CHECK2_WRN
2724#undef CPUID_RAW_FEATURE_RET
2725#undef CPUID_RAW_FEATURE_WRN
2726#undef CPUID_RAW_FEATURE_IGN
2727#undef CPUID_GST_FEATURE_RET
2728#undef CPUID_GST_FEATURE_WRN
2729#undef CPUID_GST_FEATURE_EMU
2730#undef CPUID_GST_FEATURE_IGN
2731#undef CPUID_GST_FEATURE2_RET
2732#undef CPUID_GST_FEATURE2_WRN
2733#undef CPUID_GST_FEATURE2_EMU
2734#undef CPUID_GST_FEATURE2_IGN
2735#undef CPUID_GST_AMD_FEATURE_RET
2736#undef CPUID_GST_AMD_FEATURE_WRN
2737#undef CPUID_GST_AMD_FEATURE_EMU
2738#undef CPUID_GST_AMD_FEATURE_IGN
2739
2740 return VINF_SUCCESS;
2741}
2742
2743
2744/**
2745 * Pass 0 live exec callback.
2746 *
2747 * @returns VINF_SSM_DONT_CALL_AGAIN.
2748 * @param pVM Pointer to the VM.
2749 * @param pSSM The saved state handle.
2750 * @param uPass The pass (0).
2751 */
2752static DECLCALLBACK(int) cpumR3LiveExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uPass)
2753{
2754 AssertReturn(uPass == 0, VERR_SSM_UNEXPECTED_PASS);
2755 cpumR3SaveCpuId(pVM, pSSM);
2756 return VINF_SSM_DONT_CALL_AGAIN;
2757}
2758
2759
2760/**
2761 * Execute state save operation.
2762 *
2763 * @returns VBox status code.
2764 * @param pVM Pointer to the VM.
2765 * @param pSSM SSM operation handle.
2766 */
2767static DECLCALLBACK(int) cpumR3SaveExec(PVM pVM, PSSMHANDLE pSSM)
2768{
2769 /*
2770 * Save.
2771 */
2772 for (VMCPUID i = 0; i < pVM->cCpus; i++)
2773 {
2774 PVMCPU pVCpu = &pVM->aCpus[i];
2775 SSMR3PutStructEx(pSSM, &pVCpu->cpum.s.Hyper, sizeof(pVCpu->cpum.s.Hyper), 0, g_aCpumCtxFields, NULL);
2776 }
2777
2778 SSMR3PutU32(pSSM, pVM->cCpus);
2779 SSMR3PutU32(pSSM, sizeof(pVM->aCpus[0].cpum.s.GuestMsrs.msr));
2780 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
2781 {
2782 PVMCPU pVCpu = &pVM->aCpus[iCpu];
2783
2784 SSMR3PutStructEx(pSSM, &pVCpu->cpum.s.Guest, sizeof(pVCpu->cpum.s.Guest), 0, g_aCpumCtxFields, NULL);
2785 SSMR3PutU32(pSSM, pVCpu->cpum.s.fUseFlags);
2786 SSMR3PutU32(pSSM, pVCpu->cpum.s.fChanged);
2787 AssertCompileSizeAlignment(pVCpu->cpum.s.GuestMsrs.msr, sizeof(uint64_t));
2788 SSMR3PutMem(pSSM, &pVCpu->cpum.s.GuestMsrs, sizeof(pVCpu->cpum.s.GuestMsrs.msr));
2789 }
2790
2791 cpumR3SaveCpuId(pVM, pSSM);
2792 return VINF_SUCCESS;
2793}
2794
2795
2796/**
2797 * @copydoc FNSSMINTLOADPREP
2798 */
2799static DECLCALLBACK(int) cpumR3LoadPrep(PVM pVM, PSSMHANDLE pSSM)
2800{
2801 NOREF(pSSM);
2802 pVM->cpum.s.fPendingRestore = true;
2803 return VINF_SUCCESS;
2804}
2805
2806
2807/**
2808 * @copydoc FNSSMINTLOADEXEC
2809 */
2810static DECLCALLBACK(int) cpumR3LoadExec(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass)
2811{
2812 /*
2813 * Validate version.
2814 */
2815 if ( uVersion != CPUM_SAVED_STATE_VERSION
2816 && uVersion != CPUM_SAVED_STATE_VERSION_MEM
2817 && uVersion != CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE
2818 && uVersion != CPUM_SAVED_STATE_VERSION_VER3_2
2819 && uVersion != CPUM_SAVED_STATE_VERSION_VER3_0
2820 && uVersion != CPUM_SAVED_STATE_VERSION_VER2_1_NOMSR
2821 && uVersion != CPUM_SAVED_STATE_VERSION_VER2_0
2822 && uVersion != CPUM_SAVED_STATE_VERSION_VER1_6)
2823 {
2824 AssertMsgFailed(("cpumR3LoadExec: Invalid version uVersion=%d!\n", uVersion));
2825 return VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION;
2826 }
2827
2828 if (uPass == SSM_PASS_FINAL)
2829 {
2830 /*
2831 * Set the size of RTGCPTR for SSMR3GetGCPtr. (Only necessary for
2832 * really old SSM file versions.)
2833 */
2834 if (uVersion == CPUM_SAVED_STATE_VERSION_VER1_6)
2835 SSMR3HandleSetGCPtrSize(pSSM, sizeof(RTGCPTR32));
2836 else if (uVersion <= CPUM_SAVED_STATE_VERSION_VER3_0)
2837 SSMR3HandleSetGCPtrSize(pSSM, HC_ARCH_BITS == 32 ? sizeof(RTGCPTR32) : sizeof(RTGCPTR));
2838
2839 uint32_t const fLoad = uVersion > CPUM_SAVED_STATE_VERSION_MEM ? 0 : SSMSTRUCT_FLAGS_MEM_BAND_AID_RELAXED;
2840 PCSSMFIELD paCpumCtxFields = g_aCpumCtxFields;
2841 if (uVersion == CPUM_SAVED_STATE_VERSION_VER1_6)
2842 paCpumCtxFields = g_aCpumCtxFieldsV16;
2843 else if (uVersion <= CPUM_SAVED_STATE_VERSION_MEM)
2844 paCpumCtxFields = g_aCpumCtxFieldsMem;
2845
2846 /*
2847 * Restore.
2848 */
2849 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
2850 {
2851 PVMCPU pVCpu = &pVM->aCpus[iCpu];
2852 uint64_t uCR3 = pVCpu->cpum.s.Hyper.cr3;
2853 uint64_t uRSP = pVCpu->cpum.s.Hyper.rsp; /* see VMMR3Relocate(). */
2854 SSMR3GetStructEx(pSSM, &pVCpu->cpum.s.Hyper, sizeof(pVCpu->cpum.s.Hyper), fLoad, paCpumCtxFields, NULL);
2855 pVCpu->cpum.s.Hyper.cr3 = uCR3;
2856 pVCpu->cpum.s.Hyper.rsp = uRSP;
2857 }
2858
2859 if (uVersion >= CPUM_SAVED_STATE_VERSION_VER2_1_NOMSR)
2860 {
2861 uint32_t cCpus;
2862 int rc = SSMR3GetU32(pSSM, &cCpus); AssertRCReturn(rc, rc);
2863 AssertLogRelMsgReturn(cCpus == pVM->cCpus, ("Mismatching CPU counts: saved: %u; configured: %u \n", cCpus, pVM->cCpus),
2864 VERR_SSM_UNEXPECTED_DATA);
2865 }
2866 AssertLogRelMsgReturn( uVersion > CPUM_SAVED_STATE_VERSION_VER2_0
2867 || pVM->cCpus == 1,
2868 ("cCpus=%u\n", pVM->cCpus),
2869 VERR_SSM_UNEXPECTED_DATA);
2870
2871 uint32_t cbMsrs = 0;
2872 if (uVersion > CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE)
2873 {
2874 int rc = SSMR3GetU32(pSSM, &cbMsrs); AssertRCReturn(rc, rc);
2875 AssertLogRelMsgReturn(RT_ALIGN(cbMsrs, sizeof(uint64_t)) == cbMsrs, ("Size of MSRs is misaligned: %#x\n", cbMsrs),
2876 VERR_SSM_UNEXPECTED_DATA);
2877 AssertLogRelMsgReturn(cbMsrs <= sizeof(CPUMCTXMSRS) && cbMsrs > 0, ("Size of MSRs is out of range: %#x\n", cbMsrs),
2878 VERR_SSM_UNEXPECTED_DATA);
2879 }
2880
2881 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
2882 {
2883 PVMCPU pVCpu = &pVM->aCpus[iCpu];
2884 SSMR3GetStructEx(pSSM, &pVCpu->cpum.s.Guest, sizeof(pVCpu->cpum.s.Guest), fLoad,
2885 paCpumCtxFields, NULL);
2886 SSMR3GetU32(pSSM, &pVCpu->cpum.s.fUseFlags);
2887 SSMR3GetU32(pSSM, &pVCpu->cpum.s.fChanged);
2888 if (uVersion > CPUM_SAVED_STATE_VERSION_NO_MSR_SIZE)
2889 SSMR3GetMem(pSSM, &pVCpu->cpum.s.GuestMsrs.au64[0], cbMsrs);
2890 else if (uVersion >= CPUM_SAVED_STATE_VERSION_VER3_0)
2891 {
2892 SSMR3GetMem(pSSM, &pVCpu->cpum.s.GuestMsrs.au64[0], 2 * sizeof(uint64_t)); /* Restore two MSRs. */
2893 SSMR3Skip(pSSM, 62 * sizeof(uint64_t));
2894 }
2895
2896 /* REM and other may have cleared must-be-one fields in DR6 and
2897 DR7, fix these. */
2898 pVCpu->cpum.s.Guest.dr[6] &= ~(X86_DR6_RAZ_MASK | X86_DR6_MBZ_MASK);
2899 pVCpu->cpum.s.Guest.dr[6] |= X86_DR6_RA1_MASK;
2900 pVCpu->cpum.s.Guest.dr[7] &= ~(X86_DR7_RAZ_MASK | X86_DR7_MBZ_MASK);
2901 pVCpu->cpum.s.Guest.dr[7] |= X86_DR7_RA1_MASK;
2902 }
2903
2904 /* Older states does not have the internal selector register flags
2905 and valid selector value. Supply those. */
2906 if (uVersion <= CPUM_SAVED_STATE_VERSION_MEM)
2907 {
2908 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
2909 {
2910 PVMCPU pVCpu = &pVM->aCpus[iCpu];
2911 bool const fValid = HMIsEnabled(pVM)
2912 || ( uVersion > CPUM_SAVED_STATE_VERSION_VER3_2
2913 && !(pVCpu->cpum.s.fChanged & CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID));
2914 PCPUMSELREG paSelReg = CPUMCTX_FIRST_SREG(&pVCpu->cpum.s.Guest);
2915 if (fValid)
2916 {
2917 for (uint32_t iSelReg = 0; iSelReg < X86_SREG_COUNT; iSelReg++)
2918 {
2919 paSelReg[iSelReg].fFlags = CPUMSELREG_FLAGS_VALID;
2920 paSelReg[iSelReg].ValidSel = paSelReg[iSelReg].Sel;
2921 }
2922
2923 pVCpu->cpum.s.Guest.ldtr.fFlags = CPUMSELREG_FLAGS_VALID;
2924 pVCpu->cpum.s.Guest.ldtr.ValidSel = pVCpu->cpum.s.Guest.ldtr.Sel;
2925 }
2926 else
2927 {
2928 for (uint32_t iSelReg = 0; iSelReg < X86_SREG_COUNT; iSelReg++)
2929 {
2930 paSelReg[iSelReg].fFlags = 0;
2931 paSelReg[iSelReg].ValidSel = 0;
2932 }
2933
2934 /* This might not be 104% correct, but I think it's close
2935 enough for all practical purposes... (REM always loaded
2936 LDTR registers.) */
2937 pVCpu->cpum.s.Guest.ldtr.fFlags = CPUMSELREG_FLAGS_VALID;
2938 pVCpu->cpum.s.Guest.ldtr.ValidSel = pVCpu->cpum.s.Guest.ldtr.Sel;
2939 }
2940 pVCpu->cpum.s.Guest.tr.fFlags = CPUMSELREG_FLAGS_VALID;
2941 pVCpu->cpum.s.Guest.tr.ValidSel = pVCpu->cpum.s.Guest.tr.Sel;
2942 }
2943 }
2944
2945 /* Clear CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID. */
2946 if ( uVersion > CPUM_SAVED_STATE_VERSION_VER3_2
2947 && uVersion <= CPUM_SAVED_STATE_VERSION_MEM)
2948 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
2949 pVM->aCpus[iCpu].cpum.s.fChanged &= CPUM_CHANGED_HIDDEN_SEL_REGS_INVALID;
2950
2951 /*
2952 * A quick sanity check.
2953 */
2954 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
2955 {
2956 PVMCPU pVCpu = &pVM->aCpus[iCpu];
2957 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.es.fFlags & !CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
2958 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.cs.fFlags & !CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
2959 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.ss.fFlags & !CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
2960 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.ds.fFlags & !CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
2961 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.fs.fFlags & !CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
2962 AssertLogRelReturn(!(pVCpu->cpum.s.Guest.gs.fFlags & !CPUMSELREG_FLAGS_VALID_MASK), VERR_SSM_UNEXPECTED_DATA);
2963 }
2964 }
2965
2966 pVM->cpum.s.fPendingRestore = false;
2967
2968 /*
2969 * Guest CPUIDs.
2970 */
2971 if (uVersion > CPUM_SAVED_STATE_VERSION_VER3_0)
2972 return cpumR3LoadCpuId(pVM, pSSM, uVersion);
2973
2974 /** @todo Merge the code below into cpumR3LoadCpuId when we've found out what is
2975 * actually required. */
2976
2977 /*
2978 * Restore the CPUID leaves.
2979 *
2980 * Note that we support restoring less than the current amount of standard
2981 * leaves because we've been allowed more is newer version of VBox.
2982 */
2983 uint32_t cElements;
2984 int rc = SSMR3GetU32(pSSM, &cElements); AssertRCReturn(rc, rc);
2985 if (cElements > RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdStd))
2986 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
2987 SSMR3GetMem(pSSM, &pVM->cpum.s.aGuestCpuIdStd[0], cElements*sizeof(pVM->cpum.s.aGuestCpuIdStd[0]));
2988
2989 rc = SSMR3GetU32(pSSM, &cElements); AssertRCReturn(rc, rc);
2990 if (cElements != RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdExt))
2991 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
2992 SSMR3GetMem(pSSM, &pVM->cpum.s.aGuestCpuIdExt[0], sizeof(pVM->cpum.s.aGuestCpuIdExt));
2993
2994 rc = SSMR3GetU32(pSSM, &cElements); AssertRCReturn(rc, rc);
2995 if (cElements != RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdCentaur))
2996 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
2997 SSMR3GetMem(pSSM, &pVM->cpum.s.aGuestCpuIdCentaur[0], sizeof(pVM->cpum.s.aGuestCpuIdCentaur));
2998
2999 SSMR3GetMem(pSSM, &pVM->cpum.s.GuestCpuIdDef, sizeof(pVM->cpum.s.GuestCpuIdDef));
3000
3001 /*
3002 * Check that the basic cpuid id information is unchanged.
3003 */
3004 /** @todo we should check the 64 bits capabilities too! */
3005 uint32_t au32CpuId[8] = {0,0,0,0, 0,0,0,0};
3006 ASMCpuIdExSlow(0, 0, 0, 0, &au32CpuId[0], &au32CpuId[1], &au32CpuId[2], &au32CpuId[3]);
3007 ASMCpuIdExSlow(1, 0, 0, 0, &au32CpuId[4], &au32CpuId[5], &au32CpuId[6], &au32CpuId[7]);
3008 uint32_t au32CpuIdSaved[8];
3009 rc = SSMR3GetMem(pSSM, &au32CpuIdSaved[0], sizeof(au32CpuIdSaved));
3010 if (RT_SUCCESS(rc))
3011 {
3012 /* Ignore CPU stepping. */
3013 au32CpuId[4] &= 0xfffffff0;
3014 au32CpuIdSaved[4] &= 0xfffffff0;
3015
3016 /* Ignore APIC ID (AMD specs). */
3017 au32CpuId[5] &= ~0xff000000;
3018 au32CpuIdSaved[5] &= ~0xff000000;
3019
3020 /* Ignore the number of Logical CPUs (AMD specs). */
3021 au32CpuId[5] &= ~0x00ff0000;
3022 au32CpuIdSaved[5] &= ~0x00ff0000;
3023
3024 /* Ignore some advanced capability bits, that we don't expose to the guest. */
3025 au32CpuId[6] &= ~( X86_CPUID_FEATURE_ECX_DTES64
3026 | X86_CPUID_FEATURE_ECX_VMX
3027 | X86_CPUID_FEATURE_ECX_SMX
3028 | X86_CPUID_FEATURE_ECX_EST
3029 | X86_CPUID_FEATURE_ECX_TM2
3030 | X86_CPUID_FEATURE_ECX_CNTXID
3031 | X86_CPUID_FEATURE_ECX_TPRUPDATE
3032 | X86_CPUID_FEATURE_ECX_PDCM
3033 | X86_CPUID_FEATURE_ECX_DCA
3034 | X86_CPUID_FEATURE_ECX_X2APIC
3035 );
3036 au32CpuIdSaved[6] &= ~( X86_CPUID_FEATURE_ECX_DTES64
3037 | X86_CPUID_FEATURE_ECX_VMX
3038 | X86_CPUID_FEATURE_ECX_SMX
3039 | X86_CPUID_FEATURE_ECX_EST
3040 | X86_CPUID_FEATURE_ECX_TM2
3041 | X86_CPUID_FEATURE_ECX_CNTXID
3042 | X86_CPUID_FEATURE_ECX_TPRUPDATE
3043 | X86_CPUID_FEATURE_ECX_PDCM
3044 | X86_CPUID_FEATURE_ECX_DCA
3045 | X86_CPUID_FEATURE_ECX_X2APIC
3046 );
3047
3048 /* Make sure we don't forget to update the masks when enabling
3049 * features in the future.
3050 */
3051 AssertRelease(!(pVM->cpum.s.aGuestCpuIdStd[1].ecx &
3052 ( X86_CPUID_FEATURE_ECX_DTES64
3053 | X86_CPUID_FEATURE_ECX_VMX
3054 | X86_CPUID_FEATURE_ECX_SMX
3055 | X86_CPUID_FEATURE_ECX_EST
3056 | X86_CPUID_FEATURE_ECX_TM2
3057 | X86_CPUID_FEATURE_ECX_CNTXID
3058 | X86_CPUID_FEATURE_ECX_TPRUPDATE
3059 | X86_CPUID_FEATURE_ECX_PDCM
3060 | X86_CPUID_FEATURE_ECX_DCA
3061 | X86_CPUID_FEATURE_ECX_X2APIC
3062 )));
3063 /* do the compare */
3064 if (memcmp(au32CpuIdSaved, au32CpuId, sizeof(au32CpuIdSaved)))
3065 {
3066 if (SSMR3HandleGetAfter(pSSM) == SSMAFTER_DEBUG_IT)
3067 LogRel(("cpumR3LoadExec: CpuId mismatch! (ignored due to SSMAFTER_DEBUG_IT)\n"
3068 "Saved=%.*Rhxs\n"
3069 "Real =%.*Rhxs\n",
3070 sizeof(au32CpuIdSaved), au32CpuIdSaved,
3071 sizeof(au32CpuId), au32CpuId));
3072 else
3073 {
3074 LogRel(("cpumR3LoadExec: CpuId mismatch!\n"
3075 "Saved=%.*Rhxs\n"
3076 "Real =%.*Rhxs\n",
3077 sizeof(au32CpuIdSaved), au32CpuIdSaved,
3078 sizeof(au32CpuId), au32CpuId));
3079 rc = VERR_SSM_LOAD_CPUID_MISMATCH;
3080 }
3081 }
3082 }
3083
3084 return rc;
3085}
3086
3087
3088/**
3089 * @copydoc FNSSMINTLOADPREP
3090 */
3091static DECLCALLBACK(int) cpumR3LoadDone(PVM pVM, PSSMHANDLE pSSM)
3092{
3093 if (RT_FAILURE(SSMR3HandleGetStatus(pSSM)))
3094 return VINF_SUCCESS;
3095
3096 /* just check this since we can. */ /** @todo Add a SSM unit flag for indicating that it's mandatory during a restore. */
3097 if (pVM->cpum.s.fPendingRestore)
3098 {
3099 LogRel(("CPUM: Missing state!\n"));
3100 return VERR_INTERNAL_ERROR_2;
3101 }
3102
3103 for (VMCPUID iCpu = 0; iCpu < pVM->cCpus; iCpu++)
3104 {
3105 /* Notify PGM of the NXE states in case they've changed. */
3106 PGMNotifyNxeChanged(&pVM->aCpus[iCpu], !!(pVM->aCpus[iCpu].cpum.s.Guest.msrEFER & MSR_K6_EFER_NXE));
3107
3108 /* Cache the local APIC base from the APIC device. During init. this is done in CPUMR3ResetCpu(). */
3109 PDMApicGetBase(&pVM->aCpus[iCpu], &pVM->aCpus[iCpu].cpum.s.Guest.msrApicBase);
3110 }
3111 return VINF_SUCCESS;
3112}
3113
3114
3115/**
3116 * Checks if the CPUM state restore is still pending.
3117 *
3118 * @returns true / false.
3119 * @param pVM Pointer to the VM.
3120 */
3121VMMDECL(bool) CPUMR3IsStateRestorePending(PVM pVM)
3122{
3123 return pVM->cpum.s.fPendingRestore;
3124}
3125
3126
3127/**
3128 * Formats the EFLAGS value into mnemonics.
3129 *
3130 * @param pszEFlags Where to write the mnemonics. (Assumes sufficient buffer space.)
3131 * @param efl The EFLAGS value.
3132 */
3133static void cpumR3InfoFormatFlags(char *pszEFlags, uint32_t efl)
3134{
3135 /*
3136 * Format the flags.
3137 */
3138 static const struct
3139 {
3140 const char *pszSet; const char *pszClear; uint32_t fFlag;
3141 } s_aFlags[] =
3142 {
3143 { "vip",NULL, X86_EFL_VIP },
3144 { "vif",NULL, X86_EFL_VIF },
3145 { "ac", NULL, X86_EFL_AC },
3146 { "vm", NULL, X86_EFL_VM },
3147 { "rf", NULL, X86_EFL_RF },
3148 { "nt", NULL, X86_EFL_NT },
3149 { "ov", "nv", X86_EFL_OF },
3150 { "dn", "up", X86_EFL_DF },
3151 { "ei", "di", X86_EFL_IF },
3152 { "tf", NULL, X86_EFL_TF },
3153 { "nt", "pl", X86_EFL_SF },
3154 { "nz", "zr", X86_EFL_ZF },
3155 { "ac", "na", X86_EFL_AF },
3156 { "po", "pe", X86_EFL_PF },
3157 { "cy", "nc", X86_EFL_CF },
3158 };
3159 char *psz = pszEFlags;
3160 for (unsigned i = 0; i < RT_ELEMENTS(s_aFlags); i++)
3161 {
3162 const char *pszAdd = s_aFlags[i].fFlag & efl ? s_aFlags[i].pszSet : s_aFlags[i].pszClear;
3163 if (pszAdd)
3164 {
3165 strcpy(psz, pszAdd);
3166 psz += strlen(pszAdd);
3167 *psz++ = ' ';
3168 }
3169 }
3170 psz[-1] = '\0';
3171}
3172
3173
3174/**
3175 * Formats a full register dump.
3176 *
3177 * @param pVM Pointer to the VM.
3178 * @param pCtx The context to format.
3179 * @param pCtxCore The context core to format.
3180 * @param pHlp Output functions.
3181 * @param enmType The dump type.
3182 * @param pszPrefix Register name prefix.
3183 */
3184static void cpumR3InfoOne(PVM pVM, PCPUMCTX pCtx, PCCPUMCTXCORE pCtxCore, PCDBGFINFOHLP pHlp, CPUMDUMPTYPE enmType,
3185 const char *pszPrefix)
3186{
3187 NOREF(pVM);
3188
3189 /*
3190 * Format the EFLAGS.
3191 */
3192 uint32_t efl = pCtxCore->eflags.u32;
3193 char szEFlags[80];
3194 cpumR3InfoFormatFlags(&szEFlags[0], efl);
3195
3196 /*
3197 * Format the registers.
3198 */
3199 switch (enmType)
3200 {
3201 case CPUMDUMPTYPE_TERSE:
3202 if (CPUMIsGuestIn64BitCodeEx(pCtx))
3203 pHlp->pfnPrintf(pHlp,
3204 "%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
3205 "%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
3206 "%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
3207 "%sr14=%016RX64 %sr15=%016RX64\n"
3208 "%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
3209 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %seflags=%08x\n",
3210 pszPrefix, pCtxCore->rax, pszPrefix, pCtxCore->rbx, pszPrefix, pCtxCore->rcx, pszPrefix, pCtxCore->rdx, pszPrefix, pCtxCore->rsi, pszPrefix, pCtxCore->rdi,
3211 pszPrefix, pCtxCore->r8, pszPrefix, pCtxCore->r9, pszPrefix, pCtxCore->r10, pszPrefix, pCtxCore->r11, pszPrefix, pCtxCore->r12, pszPrefix, pCtxCore->r13,
3212 pszPrefix, pCtxCore->r14, pszPrefix, pCtxCore->r15,
3213 pszPrefix, pCtxCore->rip, pszPrefix, pCtxCore->rsp, pszPrefix, pCtxCore->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
3214 pszPrefix, pCtxCore->cs.Sel, pszPrefix, pCtxCore->ss.Sel, pszPrefix, pCtxCore->ds.Sel, pszPrefix, pCtxCore->es.Sel,
3215 pszPrefix, pCtxCore->fs.Sel, pszPrefix, pCtxCore->gs.Sel, pszPrefix, efl);
3216 else
3217 pHlp->pfnPrintf(pHlp,
3218 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
3219 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
3220 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %seflags=%08x\n",
3221 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
3222 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
3223 pszPrefix, pCtxCore->cs.Sel, pszPrefix, pCtxCore->ss.Sel, pszPrefix, pCtxCore->ds.Sel, pszPrefix, pCtxCore->es.Sel,
3224 pszPrefix, pCtxCore->fs.Sel, pszPrefix, pCtxCore->gs.Sel, pszPrefix, efl);
3225 break;
3226
3227 case CPUMDUMPTYPE_DEFAULT:
3228 if (CPUMIsGuestIn64BitCodeEx(pCtx))
3229 pHlp->pfnPrintf(pHlp,
3230 "%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
3231 "%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
3232 "%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
3233 "%sr14=%016RX64 %sr15=%016RX64\n"
3234 "%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
3235 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %str=%04x %seflags=%08x\n"
3236 "%scr0=%08RX64 %scr2=%08RX64 %scr3=%08RX64 %scr4=%08RX64 %sgdtr=%016RX64:%04x %sldtr=%04x\n"
3237 ,
3238 pszPrefix, pCtxCore->rax, pszPrefix, pCtxCore->rbx, pszPrefix, pCtxCore->rcx, pszPrefix, pCtxCore->rdx, pszPrefix, pCtxCore->rsi, pszPrefix, pCtxCore->rdi,
3239 pszPrefix, pCtxCore->r8, pszPrefix, pCtxCore->r9, pszPrefix, pCtxCore->r10, pszPrefix, pCtxCore->r11, pszPrefix, pCtxCore->r12, pszPrefix, pCtxCore->r13,
3240 pszPrefix, pCtxCore->r14, pszPrefix, pCtxCore->r15,
3241 pszPrefix, pCtxCore->rip, pszPrefix, pCtxCore->rsp, pszPrefix, pCtxCore->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
3242 pszPrefix, pCtxCore->cs.Sel, pszPrefix, pCtxCore->ss.Sel, pszPrefix, pCtxCore->ds.Sel, pszPrefix, pCtxCore->es.Sel,
3243 pszPrefix, pCtxCore->fs.Sel, pszPrefix, pCtxCore->gs.Sel, pszPrefix, pCtx->tr.Sel, pszPrefix, efl,
3244 pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
3245 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->ldtr.Sel);
3246 else
3247 pHlp->pfnPrintf(pHlp,
3248 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
3249 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
3250 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %str=%04x %seflags=%08x\n"
3251 "%scr0=%08RX64 %scr2=%08RX64 %scr3=%08RX64 %scr4=%08RX64 %sgdtr=%08RX64:%04x %sldtr=%04x\n"
3252 ,
3253 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
3254 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
3255 pszPrefix, pCtxCore->cs.Sel, pszPrefix, pCtxCore->ss.Sel, pszPrefix, pCtxCore->ds.Sel, pszPrefix, pCtxCore->es.Sel,
3256 pszPrefix, pCtxCore->fs.Sel, pszPrefix, pCtxCore->gs.Sel, pszPrefix, pCtx->tr.Sel, pszPrefix, efl,
3257 pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
3258 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->ldtr.Sel);
3259 break;
3260
3261 case CPUMDUMPTYPE_VERBOSE:
3262 if (CPUMIsGuestIn64BitCodeEx(pCtx))
3263 pHlp->pfnPrintf(pHlp,
3264 "%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
3265 "%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
3266 "%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
3267 "%sr14=%016RX64 %sr15=%016RX64\n"
3268 "%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
3269 "%scs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
3270 "%sds={%04x base=%016RX64 limit=%08x flags=%08x}\n"
3271 "%ses={%04x base=%016RX64 limit=%08x flags=%08x}\n"
3272 "%sfs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
3273 "%sgs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
3274 "%sss={%04x base=%016RX64 limit=%08x flags=%08x}\n"
3275 "%scr0=%016RX64 %scr2=%016RX64 %scr3=%016RX64 %scr4=%016RX64\n"
3276 "%sdr0=%016RX64 %sdr1=%016RX64 %sdr2=%016RX64 %sdr3=%016RX64\n"
3277 "%sdr4=%016RX64 %sdr5=%016RX64 %sdr6=%016RX64 %sdr7=%016RX64\n"
3278 "%sgdtr=%016RX64:%04x %sidtr=%016RX64:%04x %seflags=%08x\n"
3279 "%sldtr={%04x base=%08RX64 limit=%08x flags=%08x}\n"
3280 "%str ={%04x base=%08RX64 limit=%08x flags=%08x}\n"
3281 "%sSysEnter={cs=%04llx eip=%016RX64 esp=%016RX64}\n"
3282 ,
3283 pszPrefix, pCtxCore->rax, pszPrefix, pCtxCore->rbx, pszPrefix, pCtxCore->rcx, pszPrefix, pCtxCore->rdx, pszPrefix, pCtxCore->rsi, pszPrefix, pCtxCore->rdi,
3284 pszPrefix, pCtxCore->r8, pszPrefix, pCtxCore->r9, pszPrefix, pCtxCore->r10, pszPrefix, pCtxCore->r11, pszPrefix, pCtxCore->r12, pszPrefix, pCtxCore->r13,
3285 pszPrefix, pCtxCore->r14, pszPrefix, pCtxCore->r15,
3286 pszPrefix, pCtxCore->rip, pszPrefix, pCtxCore->rsp, pszPrefix, pCtxCore->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
3287 pszPrefix, pCtxCore->cs.Sel, pCtx->cs.u64Base, pCtx->cs.u32Limit, pCtx->cs.Attr.u,
3288 pszPrefix, pCtxCore->ds.Sel, pCtx->ds.u64Base, pCtx->ds.u32Limit, pCtx->ds.Attr.u,
3289 pszPrefix, pCtxCore->es.Sel, pCtx->es.u64Base, pCtx->es.u32Limit, pCtx->es.Attr.u,
3290 pszPrefix, pCtxCore->fs.Sel, pCtx->fs.u64Base, pCtx->fs.u32Limit, pCtx->fs.Attr.u,
3291 pszPrefix, pCtxCore->gs.Sel, pCtx->gs.u64Base, pCtx->gs.u32Limit, pCtx->gs.Attr.u,
3292 pszPrefix, pCtxCore->ss.Sel, pCtx->ss.u64Base, pCtx->ss.u32Limit, pCtx->ss.Attr.u,
3293 pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
3294 pszPrefix, pCtx->dr[0], pszPrefix, pCtx->dr[1], pszPrefix, pCtx->dr[2], pszPrefix, pCtx->dr[3],
3295 pszPrefix, pCtx->dr[4], pszPrefix, pCtx->dr[5], pszPrefix, pCtx->dr[6], pszPrefix, pCtx->dr[7],
3296 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->idtr.pIdt, pCtx->idtr.cbIdt, pszPrefix, efl,
3297 pszPrefix, pCtx->ldtr.Sel, pCtx->ldtr.u64Base, pCtx->ldtr.u32Limit, pCtx->ldtr.Attr.u,
3298 pszPrefix, pCtx->tr.Sel, pCtx->tr.u64Base, pCtx->tr.u32Limit, pCtx->tr.Attr.u,
3299 pszPrefix, pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
3300 else
3301 pHlp->pfnPrintf(pHlp,
3302 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
3303 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
3304 "%scs={%04x base=%016RX64 limit=%08x flags=%08x} %sdr0=%08RX64 %sdr1=%08RX64\n"
3305 "%sds={%04x base=%016RX64 limit=%08x flags=%08x} %sdr2=%08RX64 %sdr3=%08RX64\n"
3306 "%ses={%04x base=%016RX64 limit=%08x flags=%08x} %sdr4=%08RX64 %sdr5=%08RX64\n"
3307 "%sfs={%04x base=%016RX64 limit=%08x flags=%08x} %sdr6=%08RX64 %sdr7=%08RX64\n"
3308 "%sgs={%04x base=%016RX64 limit=%08x flags=%08x} %scr0=%08RX64 %scr2=%08RX64\n"
3309 "%sss={%04x base=%016RX64 limit=%08x flags=%08x} %scr3=%08RX64 %scr4=%08RX64\n"
3310 "%sgdtr=%016RX64:%04x %sidtr=%016RX64:%04x %seflags=%08x\n"
3311 "%sldtr={%04x base=%08RX64 limit=%08x flags=%08x}\n"
3312 "%str ={%04x base=%08RX64 limit=%08x flags=%08x}\n"
3313 "%sSysEnter={cs=%04llx eip=%08llx esp=%08llx}\n"
3314 ,
3315 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
3316 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
3317 pszPrefix, pCtxCore->cs.Sel, pCtx->cs.u64Base, pCtx->cs.u32Limit, pCtx->cs.Attr.u, pszPrefix, pCtx->dr[0], pszPrefix, pCtx->dr[1],
3318 pszPrefix, pCtxCore->ds.Sel, pCtx->ds.u64Base, pCtx->ds.u32Limit, pCtx->ds.Attr.u, pszPrefix, pCtx->dr[2], pszPrefix, pCtx->dr[3],
3319 pszPrefix, pCtxCore->es.Sel, pCtx->es.u64Base, pCtx->es.u32Limit, pCtx->es.Attr.u, pszPrefix, pCtx->dr[4], pszPrefix, pCtx->dr[5],
3320 pszPrefix, pCtxCore->fs.Sel, pCtx->fs.u64Base, pCtx->fs.u32Limit, pCtx->fs.Attr.u, pszPrefix, pCtx->dr[6], pszPrefix, pCtx->dr[7],
3321 pszPrefix, pCtxCore->gs.Sel, pCtx->gs.u64Base, pCtx->gs.u32Limit, pCtx->gs.Attr.u, pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2,
3322 pszPrefix, pCtxCore->ss.Sel, pCtx->ss.u64Base, pCtx->ss.u32Limit, pCtx->ss.Attr.u, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
3323 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->idtr.pIdt, pCtx->idtr.cbIdt, pszPrefix, efl,
3324 pszPrefix, pCtx->ldtr.Sel, pCtx->ldtr.u64Base, pCtx->ldtr.u32Limit, pCtx->ldtr.Attr.u,
3325 pszPrefix, pCtx->tr.Sel, pCtx->tr.u64Base, pCtx->tr.u32Limit, pCtx->tr.Attr.u,
3326 pszPrefix, pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
3327
3328 pHlp->pfnPrintf(pHlp,
3329 "%sFCW=%04x %sFSW=%04x %sFTW=%04x %sFOP=%04x %sMXCSR=%08x %sMXCSR_MASK=%08x\n"
3330 "%sFPUIP=%08x %sCS=%04x %sRsrvd1=%04x %sFPUDP=%08x %sDS=%04x %sRsvrd2=%04x\n"
3331 ,
3332 pszPrefix, pCtx->fpu.FCW, pszPrefix, pCtx->fpu.FSW, pszPrefix, pCtx->fpu.FTW, pszPrefix, pCtx->fpu.FOP,
3333 pszPrefix, pCtx->fpu.MXCSR, pszPrefix, pCtx->fpu.MXCSR_MASK,
3334 pszPrefix, pCtx->fpu.FPUIP, pszPrefix, pCtx->fpu.CS, pszPrefix, pCtx->fpu.Rsrvd1,
3335 pszPrefix, pCtx->fpu.FPUDP, pszPrefix, pCtx->fpu.DS, pszPrefix, pCtx->fpu.Rsrvd2
3336 );
3337 unsigned iShift = (pCtx->fpu.FSW >> 11) & 7;
3338 for (unsigned iST = 0; iST < RT_ELEMENTS(pCtx->fpu.aRegs); iST++)
3339 {
3340 unsigned iFPR = (iST + iShift) % RT_ELEMENTS(pCtx->fpu.aRegs);
3341 unsigned uTag = pCtx->fpu.FTW & (1 << iFPR) ? 1 : 0;
3342 char chSign = pCtx->fpu.aRegs[0].au16[4] & 0x8000 ? '-' : '+';
3343 unsigned iInteger = (unsigned)(pCtx->fpu.aRegs[0].au64[0] >> 63);
3344 uint64_t u64Fraction = pCtx->fpu.aRegs[0].au64[0] & UINT64_C(0x7fffffffffffffff);
3345 unsigned uExponent = pCtx->fpu.aRegs[0].au16[4] & 0x7fff;
3346 /** @todo This isn't entirenly correct and needs more work! */
3347 pHlp->pfnPrintf(pHlp,
3348 "%sST(%u)=%sFPR%u={%04RX16'%08RX32'%08RX32} t%d %c%u.%022llu ^ %u",
3349 pszPrefix, iST, pszPrefix, iFPR,
3350 pCtx->fpu.aRegs[0].au16[4], pCtx->fpu.aRegs[0].au32[1], pCtx->fpu.aRegs[0].au32[0],
3351 uTag, chSign, iInteger, u64Fraction, uExponent);
3352 if (pCtx->fpu.aRegs[0].au16[5] || pCtx->fpu.aRegs[0].au16[6] || pCtx->fpu.aRegs[0].au16[7])
3353 pHlp->pfnPrintf(pHlp, " res={%04RX16,%04RX16,%04RX16}\n",
3354 pCtx->fpu.aRegs[0].au16[5], pCtx->fpu.aRegs[0].au16[6], pCtx->fpu.aRegs[0].au16[7]);
3355 else
3356 pHlp->pfnPrintf(pHlp, "\n");
3357 }
3358 for (unsigned iXMM = 0; iXMM < RT_ELEMENTS(pCtx->fpu.aXMM); iXMM++)
3359 pHlp->pfnPrintf(pHlp,
3360 iXMM & 1
3361 ? "%sXMM%u%s=%08RX32'%08RX32'%08RX32'%08RX32\n"
3362 : "%sXMM%u%s=%08RX32'%08RX32'%08RX32'%08RX32 ",
3363 pszPrefix, iXMM, iXMM < 10 ? " " : "",
3364 pCtx->fpu.aXMM[iXMM].au32[3],
3365 pCtx->fpu.aXMM[iXMM].au32[2],
3366 pCtx->fpu.aXMM[iXMM].au32[1],
3367 pCtx->fpu.aXMM[iXMM].au32[0]);
3368 for (unsigned i = 0; i < RT_ELEMENTS(pCtx->fpu.au32RsrvdRest); i++)
3369 if (pCtx->fpu.au32RsrvdRest[i])
3370 pHlp->pfnPrintf(pHlp, "%sRsrvdRest[i]=%RX32 (offset=%#x)\n",
3371 pszPrefix, i, pCtx->fpu.au32RsrvdRest[i], RT_OFFSETOF(X86FXSTATE, au32RsrvdRest[i]) );
3372
3373 pHlp->pfnPrintf(pHlp,
3374 "%sEFER =%016RX64\n"
3375 "%sPAT =%016RX64\n"
3376 "%sSTAR =%016RX64\n"
3377 "%sCSTAR =%016RX64\n"
3378 "%sLSTAR =%016RX64\n"
3379 "%sSFMASK =%016RX64\n"
3380 "%sKERNELGSBASE =%016RX64\n",
3381 pszPrefix, pCtx->msrEFER,
3382 pszPrefix, pCtx->msrPAT,
3383 pszPrefix, pCtx->msrSTAR,
3384 pszPrefix, pCtx->msrCSTAR,
3385 pszPrefix, pCtx->msrLSTAR,
3386 pszPrefix, pCtx->msrSFMASK,
3387 pszPrefix, pCtx->msrKERNELGSBASE);
3388 break;
3389 }
3390}
3391
3392
3393/**
3394 * Display all cpu states and any other cpum info.
3395 *
3396 * @param pVM Pointer to the VM.
3397 * @param pHlp The info helper functions.
3398 * @param pszArgs Arguments, ignored.
3399 */
3400static DECLCALLBACK(void) cpumR3InfoAll(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
3401{
3402 cpumR3InfoGuest(pVM, pHlp, pszArgs);
3403 cpumR3InfoGuestInstr(pVM, pHlp, pszArgs);
3404 cpumR3InfoHyper(pVM, pHlp, pszArgs);
3405 cpumR3InfoHost(pVM, pHlp, pszArgs);
3406}
3407
3408
3409/**
3410 * Parses the info argument.
3411 *
3412 * The argument starts with 'verbose', 'terse' or 'default' and then
3413 * continues with the comment string.
3414 *
3415 * @param pszArgs The pointer to the argument string.
3416 * @param penmType Where to store the dump type request.
3417 * @param ppszComment Where to store the pointer to the comment string.
3418 */
3419static void cpumR3InfoParseArg(const char *pszArgs, CPUMDUMPTYPE *penmType, const char **ppszComment)
3420{
3421 if (!pszArgs)
3422 {
3423 *penmType = CPUMDUMPTYPE_DEFAULT;
3424 *ppszComment = "";
3425 }
3426 else
3427 {
3428 if (!strncmp(pszArgs, RT_STR_TUPLE("verbose")))
3429 {
3430 pszArgs += 7;
3431 *penmType = CPUMDUMPTYPE_VERBOSE;
3432 }
3433 else if (!strncmp(pszArgs, RT_STR_TUPLE("terse")))
3434 {
3435 pszArgs += 5;
3436 *penmType = CPUMDUMPTYPE_TERSE;
3437 }
3438 else if (!strncmp(pszArgs, RT_STR_TUPLE("default")))
3439 {
3440 pszArgs += 7;
3441 *penmType = CPUMDUMPTYPE_DEFAULT;
3442 }
3443 else
3444 *penmType = CPUMDUMPTYPE_DEFAULT;
3445 *ppszComment = RTStrStripL(pszArgs);
3446 }
3447}
3448
3449
3450/**
3451 * Display the guest cpu state.
3452 *
3453 * @param pVM Pointer to the VM.
3454 * @param pHlp The info helper functions.
3455 * @param pszArgs Arguments, ignored.
3456 */
3457static DECLCALLBACK(void) cpumR3InfoGuest(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
3458{
3459 CPUMDUMPTYPE enmType;
3460 const char *pszComment;
3461 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
3462
3463 /* @todo SMP support! */
3464 PVMCPU pVCpu = VMMGetCpu(pVM);
3465 if (!pVCpu)
3466 pVCpu = &pVM->aCpus[0];
3467
3468 pHlp->pfnPrintf(pHlp, "Guest CPUM (VCPU %d) state: %s\n", pVCpu->idCpu, pszComment);
3469
3470 PCPUMCTX pCtx = &pVCpu->cpum.s.Guest;
3471 cpumR3InfoOne(pVM, pCtx, CPUMCTX2CORE(pCtx), pHlp, enmType, "");
3472}
3473
3474
3475/**
3476 * Display the current guest instruction
3477 *
3478 * @param pVM Pointer to the VM.
3479 * @param pHlp The info helper functions.
3480 * @param pszArgs Arguments, ignored.
3481 */
3482static DECLCALLBACK(void) cpumR3InfoGuestInstr(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
3483{
3484 NOREF(pszArgs);
3485
3486 /** @todo SMP support! */
3487 PVMCPU pVCpu = VMMGetCpu(pVM);
3488 if (!pVCpu)
3489 pVCpu = &pVM->aCpus[0];
3490
3491 char szInstruction[256];
3492 szInstruction[0] = '\0';
3493 DBGFR3DisasInstrCurrent(pVCpu, szInstruction, sizeof(szInstruction));
3494 pHlp->pfnPrintf(pHlp, "\nCPUM: %s\n\n", szInstruction);
3495}
3496
3497
3498/**
3499 * Display the hypervisor cpu state.
3500 *
3501 * @param pVM Pointer to the VM.
3502 * @param pHlp The info helper functions.
3503 * @param pszArgs Arguments, ignored.
3504 */
3505static DECLCALLBACK(void) cpumR3InfoHyper(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
3506{
3507 CPUMDUMPTYPE enmType;
3508 const char *pszComment;
3509 /* @todo SMP */
3510 PVMCPU pVCpu = &pVM->aCpus[0];
3511
3512 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
3513 pHlp->pfnPrintf(pHlp, "Hypervisor CPUM state: %s\n", pszComment);
3514 cpumR3InfoOne(pVM, &pVCpu->cpum.s.Hyper, CPUMCTX2CORE(&pVCpu->cpum.s.Hyper), pHlp, enmType, ".");
3515 pHlp->pfnPrintf(pHlp, "CR4OrMask=%#x CR4AndMask=%#x\n", pVM->cpum.s.CR4.OrMask, pVM->cpum.s.CR4.AndMask);
3516}
3517
3518
3519/**
3520 * Display the host cpu state.
3521 *
3522 * @param pVM Pointer to the VM.
3523 * @param pHlp The info helper functions.
3524 * @param pszArgs Arguments, ignored.
3525 */
3526static DECLCALLBACK(void) cpumR3InfoHost(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
3527{
3528 CPUMDUMPTYPE enmType;
3529 const char *pszComment;
3530 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
3531 pHlp->pfnPrintf(pHlp, "Host CPUM state: %s\n", pszComment);
3532
3533 /*
3534 * Format the EFLAGS.
3535 */
3536 /* @todo SMP */
3537 PCPUMHOSTCTX pCtx = &pVM->aCpus[0].cpum.s.Host;
3538#if HC_ARCH_BITS == 32
3539 uint32_t efl = pCtx->eflags.u32;
3540#else
3541 uint64_t efl = pCtx->rflags;
3542#endif
3543 char szEFlags[80];
3544 cpumR3InfoFormatFlags(&szEFlags[0], efl);
3545
3546 /*
3547 * Format the registers.
3548 */
3549#if HC_ARCH_BITS == 32
3550# ifdef VBOX_WITH_HYBRID_32BIT_KERNEL
3551 if (!(pCtx->efer & MSR_K6_EFER_LMA))
3552# endif
3553 {
3554 pHlp->pfnPrintf(pHlp,
3555 "eax=xxxxxxxx ebx=%08x ecx=xxxxxxxx edx=xxxxxxxx esi=%08x edi=%08x\n"
3556 "eip=xxxxxxxx esp=%08x ebp=%08x iopl=%d %31s\n"
3557 "cs=%04x ds=%04x es=%04x fs=%04x gs=%04x eflags=%08x\n"
3558 "cr0=%08RX64 cr2=xxxxxxxx cr3=%08RX64 cr4=%08RX64 gdtr=%08x:%04x ldtr=%04x\n"
3559 "dr[0]=%08RX64 dr[1]=%08RX64x dr[2]=%08RX64 dr[3]=%08RX64x dr[6]=%08RX64 dr[7]=%08RX64\n"
3560 "SysEnter={cs=%04x eip=%08x esp=%08x}\n"
3561 ,
3562 /*pCtx->eax,*/ pCtx->ebx, /*pCtx->ecx, pCtx->edx,*/ pCtx->esi, pCtx->edi,
3563 /*pCtx->eip,*/ pCtx->esp, pCtx->ebp, X86_EFL_GET_IOPL(efl), szEFlags,
3564 pCtx->cs, pCtx->ds, pCtx->es, pCtx->fs, pCtx->gs, efl,
3565 pCtx->cr0, /*pCtx->cr2,*/ pCtx->cr3, pCtx->cr4,
3566 pCtx->dr0, pCtx->dr1, pCtx->dr2, pCtx->dr3, pCtx->dr6, pCtx->dr7,
3567 (uint32_t)pCtx->gdtr.uAddr, pCtx->gdtr.cb, pCtx->ldtr,
3568 pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
3569 }
3570# ifdef VBOX_WITH_HYBRID_32BIT_KERNEL
3571 else
3572# endif
3573#endif
3574#if HC_ARCH_BITS == 64 || defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
3575 {
3576 pHlp->pfnPrintf(pHlp,
3577 "rax=xxxxxxxxxxxxxxxx rbx=%016RX64 rcx=xxxxxxxxxxxxxxxx\n"
3578 "rdx=xxxxxxxxxxxxxxxx rsi=%016RX64 rdi=%016RX64\n"
3579 "rip=xxxxxxxxxxxxxxxx rsp=%016RX64 rbp=%016RX64\n"
3580 " r8=xxxxxxxxxxxxxxxx r9=xxxxxxxxxxxxxxxx r10=%016RX64\n"
3581 "r11=%016RX64 r12=%016RX64 r13=%016RX64\n"
3582 "r14=%016RX64 r15=%016RX64\n"
3583 "iopl=%d %31s\n"
3584 "cs=%04x ds=%04x es=%04x fs=%04x gs=%04x eflags=%08RX64\n"
3585 "cr0=%016RX64 cr2=xxxxxxxxxxxxxxxx cr3=%016RX64\n"
3586 "cr4=%016RX64 ldtr=%04x tr=%04x\n"
3587 "dr[0]=%016RX64 dr[1]=%016RX64 dr[2]=%016RX64\n"
3588 "dr[3]=%016RX64 dr[6]=%016RX64 dr[7]=%016RX64\n"
3589 "gdtr=%016RX64:%04x idtr=%016RX64:%04x\n"
3590 "SysEnter={cs=%04x eip=%08x esp=%08x}\n"
3591 "FSbase=%016RX64 GSbase=%016RX64 efer=%08RX64\n"
3592 ,
3593 /*pCtx->rax,*/ pCtx->rbx, /*pCtx->rcx,
3594 pCtx->rdx,*/ pCtx->rsi, pCtx->rdi,
3595 /*pCtx->rip,*/ pCtx->rsp, pCtx->rbp,
3596 /*pCtx->r8, pCtx->r9,*/ pCtx->r10,
3597 pCtx->r11, pCtx->r12, pCtx->r13,
3598 pCtx->r14, pCtx->r15,
3599 X86_EFL_GET_IOPL(efl), szEFlags,
3600 pCtx->cs, pCtx->ds, pCtx->es, pCtx->fs, pCtx->gs, efl,
3601 pCtx->cr0, /*pCtx->cr2,*/ pCtx->cr3,
3602 pCtx->cr4, pCtx->ldtr, pCtx->tr,
3603 pCtx->dr0, pCtx->dr1, pCtx->dr2,
3604 pCtx->dr3, pCtx->dr6, pCtx->dr7,
3605 pCtx->gdtr.uAddr, pCtx->gdtr.cb, pCtx->idtr.uAddr, pCtx->idtr.cb,
3606 pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp,
3607 pCtx->FSbase, pCtx->GSbase, pCtx->efer);
3608 }
3609#endif
3610}
3611
3612
3613/**
3614 * Get L1 cache / TLS associativity.
3615 */
3616static const char *getCacheAss(unsigned u, char *pszBuf)
3617{
3618 if (u == 0)
3619 return "res0 ";
3620 if (u == 1)
3621 return "direct";
3622 if (u == 255)
3623 return "fully";
3624 if (u >= 256)
3625 return "???";
3626
3627 RTStrPrintf(pszBuf, 16, "%d way", u);
3628 return pszBuf;
3629}
3630
3631
3632/**
3633 * Get L2 cache associativity.
3634 */
3635const char *getL2CacheAss(unsigned u)
3636{
3637 switch (u)
3638 {
3639 case 0: return "off ";
3640 case 1: return "direct";
3641 case 2: return "2 way ";
3642 case 3: return "res3 ";
3643 case 4: return "4 way ";
3644 case 5: return "res5 ";
3645 case 6: return "8 way ";
3646 case 7: return "res7 ";
3647 case 8: return "16 way";
3648 case 9: return "res9 ";
3649 case 10: return "res10 ";
3650 case 11: return "res11 ";
3651 case 12: return "res12 ";
3652 case 13: return "res13 ";
3653 case 14: return "res14 ";
3654 case 15: return "fully ";
3655 default: return "????";
3656 }
3657}
3658
3659
3660/**
3661 * Display the guest CpuId leaves.
3662 *
3663 * @param pVM Pointer to the VM.
3664 * @param pHlp The info helper functions.
3665 * @param pszArgs "terse", "default" or "verbose".
3666 */
3667static DECLCALLBACK(void) cpumR3CpuIdInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
3668{
3669 /*
3670 * Parse the argument.
3671 */
3672 unsigned iVerbosity = 1;
3673 if (pszArgs)
3674 {
3675 pszArgs = RTStrStripL(pszArgs);
3676 if (!strcmp(pszArgs, "terse"))
3677 iVerbosity--;
3678 else if (!strcmp(pszArgs, "verbose"))
3679 iVerbosity++;
3680 }
3681
3682 /*
3683 * Start cracking.
3684 */
3685 CPUMCPUID Host;
3686 CPUMCPUID Guest;
3687 unsigned cStdMax = pVM->cpum.s.aGuestCpuIdStd[0].eax;
3688
3689 uint32_t cStdHstMax;
3690 uint32_t dummy;
3691 ASMCpuIdExSlow(0, 0, 0, 0, &cStdHstMax, &dummy, &dummy, &dummy);
3692
3693 unsigned cStdLstMax = RT_MAX(RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdStd), cStdHstMax);
3694
3695 pHlp->pfnPrintf(pHlp,
3696 " RAW Standard CPUIDs\n"
3697 " Function eax ebx ecx edx\n");
3698 for (unsigned i = 0; i <= cStdLstMax ; i++)
3699 {
3700 if (i < RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdStd))
3701 {
3702 Guest = pVM->cpum.s.aGuestCpuIdStd[i];
3703 ASMCpuIdExSlow(i, 0, 0, 0, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
3704
3705 pHlp->pfnPrintf(pHlp,
3706 "Gst: %08x %08x %08x %08x %08x%s\n"
3707 "Hst: %08x %08x %08x %08x\n",
3708 i, Guest.eax, Guest.ebx, Guest.ecx, Guest.edx,
3709 i <= cStdMax ? "" : "*",
3710 Host.eax, Host.ebx, Host.ecx, Host.edx);
3711 }
3712 else
3713 {
3714 ASMCpuIdExSlow(i, 0, 0, 0, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
3715
3716 pHlp->pfnPrintf(pHlp,
3717 "Hst: %08x %08x %08x %08x %08x\n",
3718 i, Host.eax, Host.ebx, Host.ecx, Host.edx);
3719 }
3720 }
3721
3722 /*
3723 * If verbose, decode it.
3724 */
3725 if (iVerbosity)
3726 {
3727 Guest = pVM->cpum.s.aGuestCpuIdStd[0];
3728 pHlp->pfnPrintf(pHlp,
3729 "Name: %.04s%.04s%.04s\n"
3730 "Supports: 0-%x\n",
3731 &Guest.ebx, &Guest.edx, &Guest.ecx, Guest.eax);
3732 }
3733
3734 /*
3735 * Get Features.
3736 */
3737 bool const fIntel = ASMIsIntelCpuEx(pVM->cpum.s.aGuestCpuIdStd[0].ebx,
3738 pVM->cpum.s.aGuestCpuIdStd[0].ecx,
3739 pVM->cpum.s.aGuestCpuIdStd[0].edx);
3740 if (cStdMax >= 1 && iVerbosity)
3741 {
3742 static const char * const s_apszTypes[4] = { "primary", "overdrive", "MP", "reserved" };
3743
3744 Guest = pVM->cpum.s.aGuestCpuIdStd[1];
3745 uint32_t uEAX = Guest.eax;
3746
3747 pHlp->pfnPrintf(pHlp,
3748 "Family: %d \tExtended: %d \tEffective: %d\n"
3749 "Model: %d \tExtended: %d \tEffective: %d\n"
3750 "Stepping: %d\n"
3751 "Type: %d (%s)\n"
3752 "APIC ID: %#04x\n"
3753 "Logical CPUs: %d\n"
3754 "CLFLUSH Size: %d\n"
3755 "Brand ID: %#04x\n",
3756 (uEAX >> 8) & 0xf, (uEAX >> 20) & 0x7f, ASMGetCpuFamily(uEAX),
3757 (uEAX >> 4) & 0xf, (uEAX >> 16) & 0x0f, ASMGetCpuModel(uEAX, fIntel),
3758 ASMGetCpuStepping(uEAX),
3759 (uEAX >> 12) & 3, s_apszTypes[(uEAX >> 12) & 3],
3760 (Guest.ebx >> 24) & 0xff,
3761 (Guest.ebx >> 16) & 0xff,
3762 (Guest.ebx >> 8) & 0xff,
3763 (Guest.ebx >> 0) & 0xff);
3764 if (iVerbosity == 1)
3765 {
3766 uint32_t uEDX = Guest.edx;
3767 pHlp->pfnPrintf(pHlp, "Features EDX: ");
3768 if (uEDX & RT_BIT(0)) pHlp->pfnPrintf(pHlp, " FPU");
3769 if (uEDX & RT_BIT(1)) pHlp->pfnPrintf(pHlp, " VME");
3770 if (uEDX & RT_BIT(2)) pHlp->pfnPrintf(pHlp, " DE");
3771 if (uEDX & RT_BIT(3)) pHlp->pfnPrintf(pHlp, " PSE");
3772 if (uEDX & RT_BIT(4)) pHlp->pfnPrintf(pHlp, " TSC");
3773 if (uEDX & RT_BIT(5)) pHlp->pfnPrintf(pHlp, " MSR");
3774 if (uEDX & RT_BIT(6)) pHlp->pfnPrintf(pHlp, " PAE");
3775 if (uEDX & RT_BIT(7)) pHlp->pfnPrintf(pHlp, " MCE");
3776 if (uEDX & RT_BIT(8)) pHlp->pfnPrintf(pHlp, " CX8");
3777 if (uEDX & RT_BIT(9)) pHlp->pfnPrintf(pHlp, " APIC");
3778 if (uEDX & RT_BIT(10)) pHlp->pfnPrintf(pHlp, " 10");
3779 if (uEDX & RT_BIT(11)) pHlp->pfnPrintf(pHlp, " SEP");
3780 if (uEDX & RT_BIT(12)) pHlp->pfnPrintf(pHlp, " MTRR");
3781 if (uEDX & RT_BIT(13)) pHlp->pfnPrintf(pHlp, " PGE");
3782 if (uEDX & RT_BIT(14)) pHlp->pfnPrintf(pHlp, " MCA");
3783 if (uEDX & RT_BIT(15)) pHlp->pfnPrintf(pHlp, " CMOV");
3784 if (uEDX & RT_BIT(16)) pHlp->pfnPrintf(pHlp, " PAT");
3785 if (uEDX & RT_BIT(17)) pHlp->pfnPrintf(pHlp, " PSE36");
3786 if (uEDX & RT_BIT(18)) pHlp->pfnPrintf(pHlp, " PSN");
3787 if (uEDX & RT_BIT(19)) pHlp->pfnPrintf(pHlp, " CLFSH");
3788 if (uEDX & RT_BIT(20)) pHlp->pfnPrintf(pHlp, " 20");
3789 if (uEDX & RT_BIT(21)) pHlp->pfnPrintf(pHlp, " DS");
3790 if (uEDX & RT_BIT(22)) pHlp->pfnPrintf(pHlp, " ACPI");
3791 if (uEDX & RT_BIT(23)) pHlp->pfnPrintf(pHlp, " MMX");
3792 if (uEDX & RT_BIT(24)) pHlp->pfnPrintf(pHlp, " FXSR");
3793 if (uEDX & RT_BIT(25)) pHlp->pfnPrintf(pHlp, " SSE");
3794 if (uEDX & RT_BIT(26)) pHlp->pfnPrintf(pHlp, " SSE2");
3795 if (uEDX & RT_BIT(27)) pHlp->pfnPrintf(pHlp, " SS");
3796 if (uEDX & RT_BIT(28)) pHlp->pfnPrintf(pHlp, " HTT");
3797 if (uEDX & RT_BIT(29)) pHlp->pfnPrintf(pHlp, " TM");
3798 if (uEDX & RT_BIT(30)) pHlp->pfnPrintf(pHlp, " 30");
3799 if (uEDX & RT_BIT(31)) pHlp->pfnPrintf(pHlp, " PBE");
3800 pHlp->pfnPrintf(pHlp, "\n");
3801
3802 uint32_t uECX = Guest.ecx;
3803 pHlp->pfnPrintf(pHlp, "Features ECX: ");
3804 if (uECX & RT_BIT(0)) pHlp->pfnPrintf(pHlp, " SSE3");
3805 if (uECX & RT_BIT(1)) pHlp->pfnPrintf(pHlp, " PCLMUL");
3806 if (uECX & RT_BIT(2)) pHlp->pfnPrintf(pHlp, " DTES64");
3807 if (uECX & RT_BIT(3)) pHlp->pfnPrintf(pHlp, " MONITOR");
3808 if (uECX & RT_BIT(4)) pHlp->pfnPrintf(pHlp, " DS-CPL");
3809 if (uECX & RT_BIT(5)) pHlp->pfnPrintf(pHlp, " VMX");
3810 if (uECX & RT_BIT(6)) pHlp->pfnPrintf(pHlp, " SMX");
3811 if (uECX & RT_BIT(7)) pHlp->pfnPrintf(pHlp, " EST");
3812 if (uECX & RT_BIT(8)) pHlp->pfnPrintf(pHlp, " TM2");
3813 if (uECX & RT_BIT(9)) pHlp->pfnPrintf(pHlp, " SSSE3");
3814 if (uECX & RT_BIT(10)) pHlp->pfnPrintf(pHlp, " CNXT-ID");
3815 if (uECX & RT_BIT(11)) pHlp->pfnPrintf(pHlp, " 11");
3816 if (uECX & RT_BIT(12)) pHlp->pfnPrintf(pHlp, " FMA");
3817 if (uECX & RT_BIT(13)) pHlp->pfnPrintf(pHlp, " CX16");
3818 if (uECX & RT_BIT(14)) pHlp->pfnPrintf(pHlp, " TPRUPDATE");
3819 if (uECX & RT_BIT(15)) pHlp->pfnPrintf(pHlp, " PDCM");
3820 if (uECX & RT_BIT(16)) pHlp->pfnPrintf(pHlp, " 16");
3821 if (uECX & RT_BIT(17)) pHlp->pfnPrintf(pHlp, " PCID");
3822 if (uECX & RT_BIT(18)) pHlp->pfnPrintf(pHlp, " DCA");
3823 if (uECX & RT_BIT(19)) pHlp->pfnPrintf(pHlp, " SSE4.1");
3824 if (uECX & RT_BIT(20)) pHlp->pfnPrintf(pHlp, " SSE4.2");
3825 if (uECX & RT_BIT(21)) pHlp->pfnPrintf(pHlp, " X2APIC");
3826 if (uECX & RT_BIT(22)) pHlp->pfnPrintf(pHlp, " MOVBE");
3827 if (uECX & RT_BIT(23)) pHlp->pfnPrintf(pHlp, " POPCNT");
3828 if (uECX & RT_BIT(24)) pHlp->pfnPrintf(pHlp, " TSCDEADL");
3829 if (uECX & RT_BIT(25)) pHlp->pfnPrintf(pHlp, " AES");
3830 if (uECX & RT_BIT(26)) pHlp->pfnPrintf(pHlp, " XSAVE");
3831 if (uECX & RT_BIT(27)) pHlp->pfnPrintf(pHlp, " OSXSAVE");
3832 if (uECX & RT_BIT(28)) pHlp->pfnPrintf(pHlp, " AVX");
3833 if (uECX & RT_BIT(29)) pHlp->pfnPrintf(pHlp, " 29");
3834 if (uECX & RT_BIT(30)) pHlp->pfnPrintf(pHlp, " 30");
3835 if (uECX & RT_BIT(31)) pHlp->pfnPrintf(pHlp, " HVP");
3836 pHlp->pfnPrintf(pHlp, "\n");
3837 }
3838 else
3839 {
3840 ASMCpuIdExSlow(1, 0, 0, 0, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
3841
3842 X86CPUIDFEATEDX EdxHost = *(PX86CPUIDFEATEDX)&Host.edx;
3843 X86CPUIDFEATECX EcxHost = *(PX86CPUIDFEATECX)&Host.ecx;
3844 X86CPUIDFEATEDX EdxGuest = *(PX86CPUIDFEATEDX)&Guest.edx;
3845 X86CPUIDFEATECX EcxGuest = *(PX86CPUIDFEATECX)&Guest.ecx;
3846
3847 pHlp->pfnPrintf(pHlp, "Mnemonic - Description = guest (host)\n");
3848 pHlp->pfnPrintf(pHlp, "FPU - x87 FPU on Chip = %d (%d)\n", EdxGuest.u1FPU, EdxHost.u1FPU);
3849 pHlp->pfnPrintf(pHlp, "VME - Virtual 8086 Mode Enhancements = %d (%d)\n", EdxGuest.u1VME, EdxHost.u1VME);
3850 pHlp->pfnPrintf(pHlp, "DE - Debugging extensions = %d (%d)\n", EdxGuest.u1DE, EdxHost.u1DE);
3851 pHlp->pfnPrintf(pHlp, "PSE - Page Size Extension = %d (%d)\n", EdxGuest.u1PSE, EdxHost.u1PSE);
3852 pHlp->pfnPrintf(pHlp, "TSC - Time Stamp Counter = %d (%d)\n", EdxGuest.u1TSC, EdxHost.u1TSC);
3853 pHlp->pfnPrintf(pHlp, "MSR - Model Specific Registers = %d (%d)\n", EdxGuest.u1MSR, EdxHost.u1MSR);
3854 pHlp->pfnPrintf(pHlp, "PAE - Physical Address Extension = %d (%d)\n", EdxGuest.u1PAE, EdxHost.u1PAE);
3855 pHlp->pfnPrintf(pHlp, "MCE - Machine Check Exception = %d (%d)\n", EdxGuest.u1MCE, EdxHost.u1MCE);
3856 pHlp->pfnPrintf(pHlp, "CX8 - CMPXCHG8B instruction = %d (%d)\n", EdxGuest.u1CX8, EdxHost.u1CX8);
3857 pHlp->pfnPrintf(pHlp, "APIC - APIC On-Chip = %d (%d)\n", EdxGuest.u1APIC, EdxHost.u1APIC);
3858 pHlp->pfnPrintf(pHlp, "10 - Reserved = %d (%d)\n", EdxGuest.u1Reserved1, EdxHost.u1Reserved1);
3859 pHlp->pfnPrintf(pHlp, "SEP - SYSENTER and SYSEXIT = %d (%d)\n", EdxGuest.u1SEP, EdxHost.u1SEP);
3860 pHlp->pfnPrintf(pHlp, "MTRR - Memory Type Range Registers = %d (%d)\n", EdxGuest.u1MTRR, EdxHost.u1MTRR);
3861 pHlp->pfnPrintf(pHlp, "PGE - PTE Global Bit = %d (%d)\n", EdxGuest.u1PGE, EdxHost.u1PGE);
3862 pHlp->pfnPrintf(pHlp, "MCA - Machine Check Architecture = %d (%d)\n", EdxGuest.u1MCA, EdxHost.u1MCA);
3863 pHlp->pfnPrintf(pHlp, "CMOV - Conditional Move Instructions = %d (%d)\n", EdxGuest.u1CMOV, EdxHost.u1CMOV);
3864 pHlp->pfnPrintf(pHlp, "PAT - Page Attribute Table = %d (%d)\n", EdxGuest.u1PAT, EdxHost.u1PAT);
3865 pHlp->pfnPrintf(pHlp, "PSE-36 - 36-bit Page Size Extention = %d (%d)\n", EdxGuest.u1PSE36, EdxHost.u1PSE36);
3866 pHlp->pfnPrintf(pHlp, "PSN - Processor Serial Number = %d (%d)\n", EdxGuest.u1PSN, EdxHost.u1PSN);
3867 pHlp->pfnPrintf(pHlp, "CLFSH - CLFLUSH Instruction. = %d (%d)\n", EdxGuest.u1CLFSH, EdxHost.u1CLFSH);
3868 pHlp->pfnPrintf(pHlp, "20 - Reserved = %d (%d)\n", EdxGuest.u1Reserved2, EdxHost.u1Reserved2);
3869 pHlp->pfnPrintf(pHlp, "DS - Debug Store = %d (%d)\n", EdxGuest.u1DS, EdxHost.u1DS);
3870 pHlp->pfnPrintf(pHlp, "ACPI - Thermal Mon. & Soft. Clock Ctrl.= %d (%d)\n", EdxGuest.u1ACPI, EdxHost.u1ACPI);
3871 pHlp->pfnPrintf(pHlp, "MMX - Intel MMX Technology = %d (%d)\n", EdxGuest.u1MMX, EdxHost.u1MMX);
3872 pHlp->pfnPrintf(pHlp, "FXSR - FXSAVE and FXRSTOR Instructions = %d (%d)\n", EdxGuest.u1FXSR, EdxHost.u1FXSR);
3873 pHlp->pfnPrintf(pHlp, "SSE - SSE Support = %d (%d)\n", EdxGuest.u1SSE, EdxHost.u1SSE);
3874 pHlp->pfnPrintf(pHlp, "SSE2 - SSE2 Support = %d (%d)\n", EdxGuest.u1SSE2, EdxHost.u1SSE2);
3875 pHlp->pfnPrintf(pHlp, "SS - Self Snoop = %d (%d)\n", EdxGuest.u1SS, EdxHost.u1SS);
3876 pHlp->pfnPrintf(pHlp, "HTT - Hyper-Threading Technology = %d (%d)\n", EdxGuest.u1HTT, EdxHost.u1HTT);
3877 pHlp->pfnPrintf(pHlp, "TM - Thermal Monitor = %d (%d)\n", EdxGuest.u1TM, EdxHost.u1TM);
3878 pHlp->pfnPrintf(pHlp, "30 - Reserved = %d (%d)\n", EdxGuest.u1Reserved3, EdxHost.u1Reserved3);
3879 pHlp->pfnPrintf(pHlp, "PBE - Pending Break Enable = %d (%d)\n", EdxGuest.u1PBE, EdxHost.u1PBE);
3880
3881 pHlp->pfnPrintf(pHlp, "Supports SSE3 = %d (%d)\n", EcxGuest.u1SSE3, EcxHost.u1SSE3);
3882 pHlp->pfnPrintf(pHlp, "PCLMULQDQ = %d (%d)\n", EcxGuest.u1PCLMULQDQ, EcxHost.u1PCLMULQDQ);
3883 pHlp->pfnPrintf(pHlp, "DS Area 64-bit layout = %d (%d)\n", EcxGuest.u1DTE64, EcxHost.u1DTE64);
3884 pHlp->pfnPrintf(pHlp, "Supports MONITOR/MWAIT = %d (%d)\n", EcxGuest.u1Monitor, EcxHost.u1Monitor);
3885 pHlp->pfnPrintf(pHlp, "CPL-DS - CPL Qualified Debug Store = %d (%d)\n", EcxGuest.u1CPLDS, EcxHost.u1CPLDS);
3886 pHlp->pfnPrintf(pHlp, "VMX - Virtual Machine Technology = %d (%d)\n", EcxGuest.u1VMX, EcxHost.u1VMX);
3887 pHlp->pfnPrintf(pHlp, "SMX - Safer Mode Extensions = %d (%d)\n", EcxGuest.u1SMX, EcxHost.u1SMX);
3888 pHlp->pfnPrintf(pHlp, "Enhanced SpeedStep Technology = %d (%d)\n", EcxGuest.u1EST, EcxHost.u1EST);
3889 pHlp->pfnPrintf(pHlp, "Terminal Monitor 2 = %d (%d)\n", EcxGuest.u1TM2, EcxHost.u1TM2);
3890 pHlp->pfnPrintf(pHlp, "Supplemental SSE3 instructions = %d (%d)\n", EcxGuest.u1SSSE3, EcxHost.u1SSSE3);
3891 pHlp->pfnPrintf(pHlp, "L1 Context ID = %d (%d)\n", EcxGuest.u1CNTXID, EcxHost.u1CNTXID);
3892 pHlp->pfnPrintf(pHlp, "11 - Reserved = %d (%d)\n", EcxGuest.u1Reserved1, EcxHost.u1Reserved1);
3893 pHlp->pfnPrintf(pHlp, "FMA extensions using YMM state = %d (%d)\n", EcxGuest.u1FMA, EcxHost.u1FMA);
3894 pHlp->pfnPrintf(pHlp, "CMPXCHG16B instruction = %d (%d)\n", EcxGuest.u1CX16, EcxHost.u1CX16);
3895 pHlp->pfnPrintf(pHlp, "xTPR Update Control = %d (%d)\n", EcxGuest.u1TPRUpdate, EcxHost.u1TPRUpdate);
3896 pHlp->pfnPrintf(pHlp, "Perf/Debug Capability MSR = %d (%d)\n", EcxGuest.u1PDCM, EcxHost.u1PDCM);
3897 pHlp->pfnPrintf(pHlp, "16 - Reserved = %d (%d)\n", EcxGuest.u1Reserved2, EcxHost.u1Reserved2);
3898 pHlp->pfnPrintf(pHlp, "PCID - Process-context identifiers = %d (%d)\n", EcxGuest.u1PCID, EcxHost.u1PCID);
3899 pHlp->pfnPrintf(pHlp, "DCA - Direct Cache Access = %d (%d)\n", EcxGuest.u1DCA, EcxHost.u1DCA);
3900 pHlp->pfnPrintf(pHlp, "SSE4.1 instruction extensions = %d (%d)\n", EcxGuest.u1SSE4_1, EcxHost.u1SSE4_1);
3901 pHlp->pfnPrintf(pHlp, "SSE4.2 instruction extensions = %d (%d)\n", EcxGuest.u1SSE4_2, EcxHost.u1SSE4_2);
3902 pHlp->pfnPrintf(pHlp, "Supports the x2APIC extensions = %d (%d)\n", EcxGuest.u1x2APIC, EcxHost.u1x2APIC);
3903 pHlp->pfnPrintf(pHlp, "MOVBE instruction = %d (%d)\n", EcxGuest.u1MOVBE, EcxHost.u1MOVBE);
3904 pHlp->pfnPrintf(pHlp, "POPCNT instruction = %d (%d)\n", EcxGuest.u1POPCNT, EcxHost.u1POPCNT);
3905 pHlp->pfnPrintf(pHlp, "TSC-Deadline LAPIC timer mode = %d (%d)\n", EcxGuest.u1TSCDEADLINE,EcxHost.u1TSCDEADLINE);
3906 pHlp->pfnPrintf(pHlp, "AESNI instruction extensions = %d (%d)\n", EcxGuest.u1AES, EcxHost.u1AES);
3907 pHlp->pfnPrintf(pHlp, "XSAVE/XRSTOR extended state feature = %d (%d)\n", EcxGuest.u1XSAVE, EcxHost.u1XSAVE);
3908 pHlp->pfnPrintf(pHlp, "Supports OSXSAVE = %d (%d)\n", EcxGuest.u1OSXSAVE, EcxHost.u1OSXSAVE);
3909 pHlp->pfnPrintf(pHlp, "AVX instruction extensions = %d (%d)\n", EcxGuest.u1AVX, EcxHost.u1AVX);
3910 pHlp->pfnPrintf(pHlp, "29/30 - Reserved = %#x (%#x)\n",EcxGuest.u2Reserved3, EcxHost.u2Reserved3);
3911 pHlp->pfnPrintf(pHlp, "Hypervisor Present (we're a guest) = %d (%d)\n", EcxGuest.u1HVP, EcxHost.u1HVP);
3912 }
3913 }
3914 if (cStdMax >= 2 && iVerbosity)
3915 {
3916 /** @todo */
3917 }
3918
3919 /*
3920 * Extended.
3921 * Implemented after AMD specs.
3922 */
3923 unsigned cExtMax = pVM->cpum.s.aGuestCpuIdExt[0].eax & 0xffff;
3924
3925 pHlp->pfnPrintf(pHlp,
3926 "\n"
3927 " RAW Extended CPUIDs\n"
3928 " Function eax ebx ecx edx\n");
3929 for (unsigned i = 0; i < RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdExt); i++)
3930 {
3931 Guest = pVM->cpum.s.aGuestCpuIdExt[i];
3932 ASMCpuIdExSlow(0x80000000 | i, 0, 0, 0, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
3933
3934 pHlp->pfnPrintf(pHlp,
3935 "Gst: %08x %08x %08x %08x %08x%s\n"
3936 "Hst: %08x %08x %08x %08x\n",
3937 0x80000000 | i, Guest.eax, Guest.ebx, Guest.ecx, Guest.edx,
3938 i <= cExtMax ? "" : "*",
3939 Host.eax, Host.ebx, Host.ecx, Host.edx);
3940 }
3941
3942 /*
3943 * Understandable output
3944 */
3945 if (iVerbosity)
3946 {
3947 Guest = pVM->cpum.s.aGuestCpuIdExt[0];
3948 pHlp->pfnPrintf(pHlp,
3949 "Ext Name: %.4s%.4s%.4s\n"
3950 "Ext Supports: 0x80000000-%#010x\n",
3951 &Guest.ebx, &Guest.edx, &Guest.ecx, Guest.eax);
3952 }
3953
3954 if (iVerbosity && cExtMax >= 1)
3955 {
3956 Guest = pVM->cpum.s.aGuestCpuIdExt[1];
3957 uint32_t uEAX = Guest.eax;
3958 pHlp->pfnPrintf(pHlp,
3959 "Family: %d \tExtended: %d \tEffective: %d\n"
3960 "Model: %d \tExtended: %d \tEffective: %d\n"
3961 "Stepping: %d\n"
3962 "Brand ID: %#05x\n",
3963 (uEAX >> 8) & 0xf, (uEAX >> 20) & 0x7f, ASMGetCpuFamily(uEAX),
3964 (uEAX >> 4) & 0xf, (uEAX >> 16) & 0x0f, ASMGetCpuModel(uEAX, fIntel),
3965 ASMGetCpuStepping(uEAX),
3966 Guest.ebx & 0xfff);
3967
3968 if (iVerbosity == 1)
3969 {
3970 uint32_t uEDX = Guest.edx;
3971 pHlp->pfnPrintf(pHlp, "Features EDX: ");
3972 if (uEDX & RT_BIT(0)) pHlp->pfnPrintf(pHlp, " FPU");
3973 if (uEDX & RT_BIT(1)) pHlp->pfnPrintf(pHlp, " VME");
3974 if (uEDX & RT_BIT(2)) pHlp->pfnPrintf(pHlp, " DE");
3975 if (uEDX & RT_BIT(3)) pHlp->pfnPrintf(pHlp, " PSE");
3976 if (uEDX & RT_BIT(4)) pHlp->pfnPrintf(pHlp, " TSC");
3977 if (uEDX & RT_BIT(5)) pHlp->pfnPrintf(pHlp, " MSR");
3978 if (uEDX & RT_BIT(6)) pHlp->pfnPrintf(pHlp, " PAE");
3979 if (uEDX & RT_BIT(7)) pHlp->pfnPrintf(pHlp, " MCE");
3980 if (uEDX & RT_BIT(8)) pHlp->pfnPrintf(pHlp, " CX8");
3981 if (uEDX & RT_BIT(9)) pHlp->pfnPrintf(pHlp, " APIC");
3982 if (uEDX & RT_BIT(10)) pHlp->pfnPrintf(pHlp, " 10");
3983 if (uEDX & RT_BIT(11)) pHlp->pfnPrintf(pHlp, " SCR");
3984 if (uEDX & RT_BIT(12)) pHlp->pfnPrintf(pHlp, " MTRR");
3985 if (uEDX & RT_BIT(13)) pHlp->pfnPrintf(pHlp, " PGE");
3986 if (uEDX & RT_BIT(14)) pHlp->pfnPrintf(pHlp, " MCA");
3987 if (uEDX & RT_BIT(15)) pHlp->pfnPrintf(pHlp, " CMOV");
3988 if (uEDX & RT_BIT(16)) pHlp->pfnPrintf(pHlp, " PAT");
3989 if (uEDX & RT_BIT(17)) pHlp->pfnPrintf(pHlp, " PSE36");
3990 if (uEDX & RT_BIT(18)) pHlp->pfnPrintf(pHlp, " 18");
3991 if (uEDX & RT_BIT(19)) pHlp->pfnPrintf(pHlp, " 19");
3992 if (uEDX & RT_BIT(20)) pHlp->pfnPrintf(pHlp, " NX");
3993 if (uEDX & RT_BIT(21)) pHlp->pfnPrintf(pHlp, " 21");
3994 if (uEDX & RT_BIT(22)) pHlp->pfnPrintf(pHlp, " ExtMMX");
3995 if (uEDX & RT_BIT(23)) pHlp->pfnPrintf(pHlp, " MMX");
3996 if (uEDX & RT_BIT(24)) pHlp->pfnPrintf(pHlp, " FXSR");
3997 if (uEDX & RT_BIT(25)) pHlp->pfnPrintf(pHlp, " FastFXSR");
3998 if (uEDX & RT_BIT(26)) pHlp->pfnPrintf(pHlp, " Page1GB");
3999 if (uEDX & RT_BIT(27)) pHlp->pfnPrintf(pHlp, " RDTSCP");
4000 if (uEDX & RT_BIT(28)) pHlp->pfnPrintf(pHlp, " 28");
4001 if (uEDX & RT_BIT(29)) pHlp->pfnPrintf(pHlp, " LongMode");
4002 if (uEDX & RT_BIT(30)) pHlp->pfnPrintf(pHlp, " Ext3DNow");
4003 if (uEDX & RT_BIT(31)) pHlp->pfnPrintf(pHlp, " 3DNow");
4004 pHlp->pfnPrintf(pHlp, "\n");
4005
4006 uint32_t uECX = Guest.ecx;
4007 pHlp->pfnPrintf(pHlp, "Features ECX: ");
4008 if (uECX & RT_BIT(0)) pHlp->pfnPrintf(pHlp, " LAHF/SAHF");
4009 if (uECX & RT_BIT(1)) pHlp->pfnPrintf(pHlp, " CMPL");
4010 if (uECX & RT_BIT(2)) pHlp->pfnPrintf(pHlp, " SVM");
4011 if (uECX & RT_BIT(3)) pHlp->pfnPrintf(pHlp, " ExtAPIC");
4012 if (uECX & RT_BIT(4)) pHlp->pfnPrintf(pHlp, " CR8L");
4013 if (uECX & RT_BIT(5)) pHlp->pfnPrintf(pHlp, " ABM");
4014 if (uECX & RT_BIT(6)) pHlp->pfnPrintf(pHlp, " SSE4A");
4015 if (uECX & RT_BIT(7)) pHlp->pfnPrintf(pHlp, " MISALNSSE");
4016 if (uECX & RT_BIT(8)) pHlp->pfnPrintf(pHlp, " 3DNOWPRF");
4017 if (uECX & RT_BIT(9)) pHlp->pfnPrintf(pHlp, " OSVW");
4018 if (uECX & RT_BIT(10)) pHlp->pfnPrintf(pHlp, " IBS");
4019 if (uECX & RT_BIT(11)) pHlp->pfnPrintf(pHlp, " SSE5");
4020 if (uECX & RT_BIT(12)) pHlp->pfnPrintf(pHlp, " SKINIT");
4021 if (uECX & RT_BIT(13)) pHlp->pfnPrintf(pHlp, " WDT");
4022 for (unsigned iBit = 5; iBit < 32; iBit++)
4023 if (uECX & RT_BIT(iBit))
4024 pHlp->pfnPrintf(pHlp, " %d", iBit);
4025 pHlp->pfnPrintf(pHlp, "\n");
4026 }
4027 else
4028 {
4029 ASMCpuIdExSlow(0x80000001, 0, 0, 0, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
4030
4031 uint32_t uEdxGst = Guest.edx;
4032 uint32_t uEdxHst = Host.edx;
4033 pHlp->pfnPrintf(pHlp, "Mnemonic - Description = guest (host)\n");
4034 pHlp->pfnPrintf(pHlp, "FPU - x87 FPU on Chip = %d (%d)\n", !!(uEdxGst & RT_BIT( 0)), !!(uEdxHst & RT_BIT( 0)));
4035 pHlp->pfnPrintf(pHlp, "VME - Virtual 8086 Mode Enhancements = %d (%d)\n", !!(uEdxGst & RT_BIT( 1)), !!(uEdxHst & RT_BIT( 1)));
4036 pHlp->pfnPrintf(pHlp, "DE - Debugging extensions = %d (%d)\n", !!(uEdxGst & RT_BIT( 2)), !!(uEdxHst & RT_BIT( 2)));
4037 pHlp->pfnPrintf(pHlp, "PSE - Page Size Extension = %d (%d)\n", !!(uEdxGst & RT_BIT( 3)), !!(uEdxHst & RT_BIT( 3)));
4038 pHlp->pfnPrintf(pHlp, "TSC - Time Stamp Counter = %d (%d)\n", !!(uEdxGst & RT_BIT( 4)), !!(uEdxHst & RT_BIT( 4)));
4039 pHlp->pfnPrintf(pHlp, "MSR - K86 Model Specific Registers = %d (%d)\n", !!(uEdxGst & RT_BIT( 5)), !!(uEdxHst & RT_BIT( 5)));
4040 pHlp->pfnPrintf(pHlp, "PAE - Physical Address Extension = %d (%d)\n", !!(uEdxGst & RT_BIT( 6)), !!(uEdxHst & RT_BIT( 6)));
4041 pHlp->pfnPrintf(pHlp, "MCE - Machine Check Exception = %d (%d)\n", !!(uEdxGst & RT_BIT( 7)), !!(uEdxHst & RT_BIT( 7)));
4042 pHlp->pfnPrintf(pHlp, "CX8 - CMPXCHG8B instruction = %d (%d)\n", !!(uEdxGst & RT_BIT( 8)), !!(uEdxHst & RT_BIT( 8)));
4043 pHlp->pfnPrintf(pHlp, "APIC - APIC On-Chip = %d (%d)\n", !!(uEdxGst & RT_BIT( 9)), !!(uEdxHst & RT_BIT( 9)));
4044 pHlp->pfnPrintf(pHlp, "10 - Reserved = %d (%d)\n", !!(uEdxGst & RT_BIT(10)), !!(uEdxHst & RT_BIT(10)));
4045 pHlp->pfnPrintf(pHlp, "SEP - SYSCALL and SYSRET = %d (%d)\n", !!(uEdxGst & RT_BIT(11)), !!(uEdxHst & RT_BIT(11)));
4046 pHlp->pfnPrintf(pHlp, "MTRR - Memory Type Range Registers = %d (%d)\n", !!(uEdxGst & RT_BIT(12)), !!(uEdxHst & RT_BIT(12)));
4047 pHlp->pfnPrintf(pHlp, "PGE - PTE Global Bit = %d (%d)\n", !!(uEdxGst & RT_BIT(13)), !!(uEdxHst & RT_BIT(13)));
4048 pHlp->pfnPrintf(pHlp, "MCA - Machine Check Architecture = %d (%d)\n", !!(uEdxGst & RT_BIT(14)), !!(uEdxHst & RT_BIT(14)));
4049 pHlp->pfnPrintf(pHlp, "CMOV - Conditional Move Instructions = %d (%d)\n", !!(uEdxGst & RT_BIT(15)), !!(uEdxHst & RT_BIT(15)));
4050 pHlp->pfnPrintf(pHlp, "PAT - Page Attribute Table = %d (%d)\n", !!(uEdxGst & RT_BIT(16)), !!(uEdxHst & RT_BIT(16)));
4051 pHlp->pfnPrintf(pHlp, "PSE-36 - 36-bit Page Size Extention = %d (%d)\n", !!(uEdxGst & RT_BIT(17)), !!(uEdxHst & RT_BIT(17)));
4052 pHlp->pfnPrintf(pHlp, "18 - Reserved = %d (%d)\n", !!(uEdxGst & RT_BIT(18)), !!(uEdxHst & RT_BIT(18)));
4053 pHlp->pfnPrintf(pHlp, "19 - Reserved = %d (%d)\n", !!(uEdxGst & RT_BIT(19)), !!(uEdxHst & RT_BIT(19)));
4054 pHlp->pfnPrintf(pHlp, "NX - No-Execute Page Protection = %d (%d)\n", !!(uEdxGst & RT_BIT(20)), !!(uEdxHst & RT_BIT(20)));
4055 pHlp->pfnPrintf(pHlp, "DS - Debug Store = %d (%d)\n", !!(uEdxGst & RT_BIT(21)), !!(uEdxHst & RT_BIT(21)));
4056 pHlp->pfnPrintf(pHlp, "AXMMX - AMD Extensions to MMX Instr. = %d (%d)\n", !!(uEdxGst & RT_BIT(22)), !!(uEdxHst & RT_BIT(22)));
4057 pHlp->pfnPrintf(pHlp, "MMX - Intel MMX Technology = %d (%d)\n", !!(uEdxGst & RT_BIT(23)), !!(uEdxHst & RT_BIT(23)));
4058 pHlp->pfnPrintf(pHlp, "FXSR - FXSAVE and FXRSTOR Instructions = %d (%d)\n", !!(uEdxGst & RT_BIT(24)), !!(uEdxHst & RT_BIT(24)));
4059 pHlp->pfnPrintf(pHlp, "25 - AMD fast FXSAVE and FXRSTOR Instr.= %d (%d)\n", !!(uEdxGst & RT_BIT(25)), !!(uEdxHst & RT_BIT(25)));
4060 pHlp->pfnPrintf(pHlp, "26 - 1 GB large page support = %d (%d)\n", !!(uEdxGst & RT_BIT(26)), !!(uEdxHst & RT_BIT(26)));
4061 pHlp->pfnPrintf(pHlp, "27 - RDTSCP instruction = %d (%d)\n", !!(uEdxGst & RT_BIT(27)), !!(uEdxHst & RT_BIT(27)));
4062 pHlp->pfnPrintf(pHlp, "28 - Reserved = %d (%d)\n", !!(uEdxGst & RT_BIT(28)), !!(uEdxHst & RT_BIT(28)));
4063 pHlp->pfnPrintf(pHlp, "29 - AMD Long Mode = %d (%d)\n", !!(uEdxGst & RT_BIT(29)), !!(uEdxHst & RT_BIT(29)));
4064 pHlp->pfnPrintf(pHlp, "30 - AMD Extensions to 3DNow! = %d (%d)\n", !!(uEdxGst & RT_BIT(30)), !!(uEdxHst & RT_BIT(30)));
4065 pHlp->pfnPrintf(pHlp, "31 - AMD 3DNow! = %d (%d)\n", !!(uEdxGst & RT_BIT(31)), !!(uEdxHst & RT_BIT(31)));
4066
4067 uint32_t uEcxGst = Guest.ecx;
4068 uint32_t uEcxHst = Host.ecx;
4069 pHlp->pfnPrintf(pHlp, "LahfSahf - LAHF/SAHF in 64-bit mode = %d (%d)\n", !!(uEcxGst & RT_BIT( 0)), !!(uEcxHst & RT_BIT( 0)));
4070 pHlp->pfnPrintf(pHlp, "CmpLegacy - Core MP legacy mode (depr) = %d (%d)\n", !!(uEcxGst & RT_BIT( 1)), !!(uEcxHst & RT_BIT( 1)));
4071 pHlp->pfnPrintf(pHlp, "SVM - AMD VM Extensions = %d (%d)\n", !!(uEcxGst & RT_BIT( 2)), !!(uEcxHst & RT_BIT( 2)));
4072 pHlp->pfnPrintf(pHlp, "APIC registers starting at 0x400 = %d (%d)\n", !!(uEcxGst & RT_BIT( 3)), !!(uEcxHst & RT_BIT( 3)));
4073 pHlp->pfnPrintf(pHlp, "AltMovCR8 - LOCK MOV CR0 means MOV CR8 = %d (%d)\n", !!(uEcxGst & RT_BIT( 4)), !!(uEcxHst & RT_BIT( 4)));
4074 pHlp->pfnPrintf(pHlp, "5 - Advanced bit manipulation = %d (%d)\n", !!(uEcxGst & RT_BIT( 5)), !!(uEcxHst & RT_BIT( 5)));
4075 pHlp->pfnPrintf(pHlp, "6 - SSE4A instruction support = %d (%d)\n", !!(uEcxGst & RT_BIT( 6)), !!(uEcxHst & RT_BIT( 6)));
4076 pHlp->pfnPrintf(pHlp, "7 - Misaligned SSE mode = %d (%d)\n", !!(uEcxGst & RT_BIT( 7)), !!(uEcxHst & RT_BIT( 7)));
4077 pHlp->pfnPrintf(pHlp, "8 - PREFETCH and PREFETCHW instruction= %d (%d)\n", !!(uEcxGst & RT_BIT( 8)), !!(uEcxHst & RT_BIT( 8)));
4078 pHlp->pfnPrintf(pHlp, "9 - OS visible workaround = %d (%d)\n", !!(uEcxGst & RT_BIT( 9)), !!(uEcxHst & RT_BIT( 9)));
4079 pHlp->pfnPrintf(pHlp, "10 - Instruction based sampling = %d (%d)\n", !!(uEcxGst & RT_BIT(10)), !!(uEcxHst & RT_BIT(10)));
4080 pHlp->pfnPrintf(pHlp, "11 - SSE5 support = %d (%d)\n", !!(uEcxGst & RT_BIT(11)), !!(uEcxHst & RT_BIT(11)));
4081 pHlp->pfnPrintf(pHlp, "12 - SKINIT, STGI, and DEV support = %d (%d)\n", !!(uEcxGst & RT_BIT(12)), !!(uEcxHst & RT_BIT(12)));
4082 pHlp->pfnPrintf(pHlp, "13 - Watchdog timer support. = %d (%d)\n", !!(uEcxGst & RT_BIT(13)), !!(uEcxHst & RT_BIT(13)));
4083 pHlp->pfnPrintf(pHlp, "31:14 - Reserved = %#x (%#x)\n", uEcxGst >> 14, uEcxHst >> 14);
4084 }
4085 }
4086
4087 if (iVerbosity && cExtMax >= 2)
4088 {
4089 char szString[4*4*3+1] = {0};
4090 uint32_t *pu32 = (uint32_t *)szString;
4091 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[2].eax;
4092 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[2].ebx;
4093 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[2].ecx;
4094 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[2].edx;
4095 if (cExtMax >= 3)
4096 {
4097 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[3].eax;
4098 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[3].ebx;
4099 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[3].ecx;
4100 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[3].edx;
4101 }
4102 if (cExtMax >= 4)
4103 {
4104 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[4].eax;
4105 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[4].ebx;
4106 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[4].ecx;
4107 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[4].edx;
4108 }
4109 pHlp->pfnPrintf(pHlp, "Full Name: %s\n", szString);
4110 }
4111
4112 if (iVerbosity && cExtMax >= 5)
4113 {
4114 uint32_t uEAX = pVM->cpum.s.aGuestCpuIdExt[5].eax;
4115 uint32_t uEBX = pVM->cpum.s.aGuestCpuIdExt[5].ebx;
4116 uint32_t uECX = pVM->cpum.s.aGuestCpuIdExt[5].ecx;
4117 uint32_t uEDX = pVM->cpum.s.aGuestCpuIdExt[5].edx;
4118 char sz1[32];
4119 char sz2[32];
4120
4121 pHlp->pfnPrintf(pHlp,
4122 "TLB 2/4M Instr/Uni: %s %3d entries\n"
4123 "TLB 2/4M Data: %s %3d entries\n",
4124 getCacheAss((uEAX >> 8) & 0xff, sz1), (uEAX >> 0) & 0xff,
4125 getCacheAss((uEAX >> 24) & 0xff, sz2), (uEAX >> 16) & 0xff);
4126 pHlp->pfnPrintf(pHlp,
4127 "TLB 4K Instr/Uni: %s %3d entries\n"
4128 "TLB 4K Data: %s %3d entries\n",
4129 getCacheAss((uEBX >> 8) & 0xff, sz1), (uEBX >> 0) & 0xff,
4130 getCacheAss((uEBX >> 24) & 0xff, sz2), (uEBX >> 16) & 0xff);
4131 pHlp->pfnPrintf(pHlp, "L1 Instr Cache Line Size: %d bytes\n"
4132 "L1 Instr Cache Lines Per Tag: %d\n"
4133 "L1 Instr Cache Associativity: %s\n"
4134 "L1 Instr Cache Size: %d KB\n",
4135 (uEDX >> 0) & 0xff,
4136 (uEDX >> 8) & 0xff,
4137 getCacheAss((uEDX >> 16) & 0xff, sz1),
4138 (uEDX >> 24) & 0xff);
4139 pHlp->pfnPrintf(pHlp,
4140 "L1 Data Cache Line Size: %d bytes\n"
4141 "L1 Data Cache Lines Per Tag: %d\n"
4142 "L1 Data Cache Associativity: %s\n"
4143 "L1 Data Cache Size: %d KB\n",
4144 (uECX >> 0) & 0xff,
4145 (uECX >> 8) & 0xff,
4146 getCacheAss((uECX >> 16) & 0xff, sz1),
4147 (uECX >> 24) & 0xff);
4148 }
4149
4150 if (iVerbosity && cExtMax >= 6)
4151 {
4152 uint32_t uEAX = pVM->cpum.s.aGuestCpuIdExt[6].eax;
4153 uint32_t uEBX = pVM->cpum.s.aGuestCpuIdExt[6].ebx;
4154 uint32_t uEDX = pVM->cpum.s.aGuestCpuIdExt[6].edx;
4155
4156 pHlp->pfnPrintf(pHlp,
4157 "L2 TLB 2/4M Instr/Uni: %s %4d entries\n"
4158 "L2 TLB 2/4M Data: %s %4d entries\n",
4159 getL2CacheAss((uEAX >> 12) & 0xf), (uEAX >> 0) & 0xfff,
4160 getL2CacheAss((uEAX >> 28) & 0xf), (uEAX >> 16) & 0xfff);
4161 pHlp->pfnPrintf(pHlp,
4162 "L2 TLB 4K Instr/Uni: %s %4d entries\n"
4163 "L2 TLB 4K Data: %s %4d entries\n",
4164 getL2CacheAss((uEBX >> 12) & 0xf), (uEBX >> 0) & 0xfff,
4165 getL2CacheAss((uEBX >> 28) & 0xf), (uEBX >> 16) & 0xfff);
4166 pHlp->pfnPrintf(pHlp,
4167 "L2 Cache Line Size: %d bytes\n"
4168 "L2 Cache Lines Per Tag: %d\n"
4169 "L2 Cache Associativity: %s\n"
4170 "L2 Cache Size: %d KB\n",
4171 (uEDX >> 0) & 0xff,
4172 (uEDX >> 8) & 0xf,
4173 getL2CacheAss((uEDX >> 12) & 0xf),
4174 (uEDX >> 16) & 0xffff);
4175 }
4176
4177 if (iVerbosity && cExtMax >= 7)
4178 {
4179 uint32_t uEDX = pVM->cpum.s.aGuestCpuIdExt[7].edx;
4180
4181 pHlp->pfnPrintf(pHlp, "APM Features: ");
4182 if (uEDX & RT_BIT(0)) pHlp->pfnPrintf(pHlp, " TS");
4183 if (uEDX & RT_BIT(1)) pHlp->pfnPrintf(pHlp, " FID");
4184 if (uEDX & RT_BIT(2)) pHlp->pfnPrintf(pHlp, " VID");
4185 if (uEDX & RT_BIT(3)) pHlp->pfnPrintf(pHlp, " TTP");
4186 if (uEDX & RT_BIT(4)) pHlp->pfnPrintf(pHlp, " TM");
4187 if (uEDX & RT_BIT(5)) pHlp->pfnPrintf(pHlp, " STC");
4188 for (unsigned iBit = 6; iBit < 32; iBit++)
4189 if (uEDX & RT_BIT(iBit))
4190 pHlp->pfnPrintf(pHlp, " %d", iBit);
4191 pHlp->pfnPrintf(pHlp, "\n");
4192 }
4193
4194 if (iVerbosity && cExtMax >= 8)
4195 {
4196 uint32_t uEAX = pVM->cpum.s.aGuestCpuIdExt[8].eax;
4197 uint32_t uECX = pVM->cpum.s.aGuestCpuIdExt[8].ecx;
4198
4199 pHlp->pfnPrintf(pHlp,
4200 "Physical Address Width: %d bits\n"
4201 "Virtual Address Width: %d bits\n"
4202 "Guest Physical Address Width: %d bits\n",
4203 (uEAX >> 0) & 0xff,
4204 (uEAX >> 8) & 0xff,
4205 (uEAX >> 16) & 0xff);
4206 pHlp->pfnPrintf(pHlp,
4207 "Physical Core Count: %d\n",
4208 (uECX >> 0) & 0xff);
4209 }
4210
4211
4212 /*
4213 * Centaur.
4214 */
4215 unsigned cCentaurMax = pVM->cpum.s.aGuestCpuIdCentaur[0].eax & 0xffff;
4216
4217 pHlp->pfnPrintf(pHlp,
4218 "\n"
4219 " RAW Centaur CPUIDs\n"
4220 " Function eax ebx ecx edx\n");
4221 for (unsigned i = 0; i < RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdCentaur); i++)
4222 {
4223 Guest = pVM->cpum.s.aGuestCpuIdCentaur[i];
4224 ASMCpuIdExSlow(0xc0000000 | i, 0, 0, 0, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
4225
4226 pHlp->pfnPrintf(pHlp,
4227 "Gst: %08x %08x %08x %08x %08x%s\n"
4228 "Hst: %08x %08x %08x %08x\n",
4229 0xc0000000 | i, Guest.eax, Guest.ebx, Guest.ecx, Guest.edx,
4230 i <= cCentaurMax ? "" : "*",
4231 Host.eax, Host.ebx, Host.ecx, Host.edx);
4232 }
4233
4234 /*
4235 * Understandable output
4236 */
4237 if (iVerbosity)
4238 {
4239 Guest = pVM->cpum.s.aGuestCpuIdCentaur[0];
4240 pHlp->pfnPrintf(pHlp,
4241 "Centaur Supports: 0xc0000000-%#010x\n",
4242 Guest.eax);
4243 }
4244
4245 if (iVerbosity && cCentaurMax >= 1)
4246 {
4247 ASMCpuIdExSlow(0xc0000001, 0, 0, 0, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
4248 uint32_t uEdxGst = pVM->cpum.s.aGuestCpuIdCentaur[1].edx;
4249 uint32_t uEdxHst = Host.edx;
4250
4251 if (iVerbosity == 1)
4252 {
4253 pHlp->pfnPrintf(pHlp, "Centaur Features EDX: ");
4254 if (uEdxGst & RT_BIT(0)) pHlp->pfnPrintf(pHlp, " AIS");
4255 if (uEdxGst & RT_BIT(1)) pHlp->pfnPrintf(pHlp, " AIS-E");
4256 if (uEdxGst & RT_BIT(2)) pHlp->pfnPrintf(pHlp, " RNG");
4257 if (uEdxGst & RT_BIT(3)) pHlp->pfnPrintf(pHlp, " RNG-E");
4258 if (uEdxGst & RT_BIT(4)) pHlp->pfnPrintf(pHlp, " LH");
4259 if (uEdxGst & RT_BIT(5)) pHlp->pfnPrintf(pHlp, " FEMMS");
4260 if (uEdxGst & RT_BIT(6)) pHlp->pfnPrintf(pHlp, " ACE");
4261 if (uEdxGst & RT_BIT(7)) pHlp->pfnPrintf(pHlp, " ACE-E");
4262 /* possibly indicating MM/HE and MM/HE-E on older chips... */
4263 if (uEdxGst & RT_BIT(8)) pHlp->pfnPrintf(pHlp, " ACE2");
4264 if (uEdxGst & RT_BIT(9)) pHlp->pfnPrintf(pHlp, " ACE2-E");
4265 if (uEdxGst & RT_BIT(10)) pHlp->pfnPrintf(pHlp, " PHE");
4266 if (uEdxGst & RT_BIT(11)) pHlp->pfnPrintf(pHlp, " PHE-E");
4267 if (uEdxGst & RT_BIT(12)) pHlp->pfnPrintf(pHlp, " PMM");
4268 if (uEdxGst & RT_BIT(13)) pHlp->pfnPrintf(pHlp, " PMM-E");
4269 for (unsigned iBit = 14; iBit < 32; iBit++)
4270 if (uEdxGst & RT_BIT(iBit))
4271 pHlp->pfnPrintf(pHlp, " %d", iBit);
4272 pHlp->pfnPrintf(pHlp, "\n");
4273 }
4274 else
4275 {
4276 pHlp->pfnPrintf(pHlp, "Mnemonic - Description = guest (host)\n");
4277 pHlp->pfnPrintf(pHlp, "AIS - Alternate Instruction Set = %d (%d)\n", !!(uEdxGst & RT_BIT( 0)), !!(uEdxHst & RT_BIT( 0)));
4278 pHlp->pfnPrintf(pHlp, "AIS-E - AIS enabled = %d (%d)\n", !!(uEdxGst & RT_BIT( 1)), !!(uEdxHst & RT_BIT( 1)));
4279 pHlp->pfnPrintf(pHlp, "RNG - Random Number Generator = %d (%d)\n", !!(uEdxGst & RT_BIT( 2)), !!(uEdxHst & RT_BIT( 2)));
4280 pHlp->pfnPrintf(pHlp, "RNG-E - RNG enabled = %d (%d)\n", !!(uEdxGst & RT_BIT( 3)), !!(uEdxHst & RT_BIT( 3)));
4281 pHlp->pfnPrintf(pHlp, "LH - LongHaul MSR 0000_110Ah = %d (%d)\n", !!(uEdxGst & RT_BIT( 4)), !!(uEdxHst & RT_BIT( 4)));
4282 pHlp->pfnPrintf(pHlp, "FEMMS - FEMMS = %d (%d)\n", !!(uEdxGst & RT_BIT( 5)), !!(uEdxHst & RT_BIT( 5)));
4283 pHlp->pfnPrintf(pHlp, "ACE - Advanced Cryptography Engine = %d (%d)\n", !!(uEdxGst & RT_BIT( 6)), !!(uEdxHst & RT_BIT( 6)));
4284 pHlp->pfnPrintf(pHlp, "ACE-E - ACE enabled = %d (%d)\n", !!(uEdxGst & RT_BIT( 7)), !!(uEdxHst & RT_BIT( 7)));
4285 /* possibly indicating MM/HE and MM/HE-E on older chips... */
4286 pHlp->pfnPrintf(pHlp, "ACE2 - Advanced Cryptography Engine 2 = %d (%d)\n", !!(uEdxGst & RT_BIT( 8)), !!(uEdxHst & RT_BIT( 8)));
4287 pHlp->pfnPrintf(pHlp, "ACE2-E - ACE enabled = %d (%d)\n", !!(uEdxGst & RT_BIT( 9)), !!(uEdxHst & RT_BIT( 9)));
4288 pHlp->pfnPrintf(pHlp, "PHE - Padlock Hash Engine = %d (%d)\n", !!(uEdxGst & RT_BIT(10)), !!(uEdxHst & RT_BIT(10)));
4289 pHlp->pfnPrintf(pHlp, "PHE-E - PHE enabled = %d (%d)\n", !!(uEdxGst & RT_BIT(11)), !!(uEdxHst & RT_BIT(11)));
4290 pHlp->pfnPrintf(pHlp, "PMM - Montgomery Multiplier = %d (%d)\n", !!(uEdxGst & RT_BIT(12)), !!(uEdxHst & RT_BIT(12)));
4291 pHlp->pfnPrintf(pHlp, "PMM-E - PMM enabled = %d (%d)\n", !!(uEdxGst & RT_BIT(13)), !!(uEdxHst & RT_BIT(13)));
4292 pHlp->pfnPrintf(pHlp, "14 - Reserved = %d (%d)\n", !!(uEdxGst & RT_BIT(14)), !!(uEdxHst & RT_BIT(14)));
4293 pHlp->pfnPrintf(pHlp, "15 - Reserved = %d (%d)\n", !!(uEdxGst & RT_BIT(15)), !!(uEdxHst & RT_BIT(15)));
4294 pHlp->pfnPrintf(pHlp, "Parallax = %d (%d)\n", !!(uEdxGst & RT_BIT(16)), !!(uEdxHst & RT_BIT(16)));
4295 pHlp->pfnPrintf(pHlp, "Parallax enabled = %d (%d)\n", !!(uEdxGst & RT_BIT(17)), !!(uEdxHst & RT_BIT(17)));
4296 pHlp->pfnPrintf(pHlp, "Overstress = %d (%d)\n", !!(uEdxGst & RT_BIT(18)), !!(uEdxHst & RT_BIT(18)));
4297 pHlp->pfnPrintf(pHlp, "Overstress enabled = %d (%d)\n", !!(uEdxGst & RT_BIT(19)), !!(uEdxHst & RT_BIT(19)));
4298 pHlp->pfnPrintf(pHlp, "TM3 - Temperature Monitoring 3 = %d (%d)\n", !!(uEdxGst & RT_BIT(20)), !!(uEdxHst & RT_BIT(20)));
4299 pHlp->pfnPrintf(pHlp, "TM3-E - TM3 enabled = %d (%d)\n", !!(uEdxGst & RT_BIT(21)), !!(uEdxHst & RT_BIT(21)));
4300 pHlp->pfnPrintf(pHlp, "RNG2 - Random Number Generator 2 = %d (%d)\n", !!(uEdxGst & RT_BIT(22)), !!(uEdxHst & RT_BIT(22)));
4301 pHlp->pfnPrintf(pHlp, "RNG2-E - RNG2 enabled = %d (%d)\n", !!(uEdxGst & RT_BIT(23)), !!(uEdxHst & RT_BIT(23)));
4302 pHlp->pfnPrintf(pHlp, "24 - Reserved = %d (%d)\n", !!(uEdxGst & RT_BIT(24)), !!(uEdxHst & RT_BIT(24)));
4303 pHlp->pfnPrintf(pHlp, "PHE2 - Padlock Hash Engine 2 = %d (%d)\n", !!(uEdxGst & RT_BIT(25)), !!(uEdxHst & RT_BIT(25)));
4304 pHlp->pfnPrintf(pHlp, "PHE2-E - PHE2 enabled = %d (%d)\n", !!(uEdxGst & RT_BIT(26)), !!(uEdxHst & RT_BIT(26)));
4305 for (unsigned iBit = 27; iBit < 32; iBit++)
4306 if ((uEdxGst | uEdxHst) & RT_BIT(iBit))
4307 pHlp->pfnPrintf(pHlp, "Bit %d = %d (%d)\n", iBit, !!(uEdxGst & RT_BIT(iBit)), !!(uEdxHst & RT_BIT(iBit)));
4308 pHlp->pfnPrintf(pHlp, "\n");
4309 }
4310 }
4311}
4312
4313
4314/**
4315 * Structure used when disassembling and instructions in DBGF.
4316 * This is used so the reader function can get the stuff it needs.
4317 */
4318typedef struct CPUMDISASSTATE
4319{
4320 /** Pointer to the CPU structure. */
4321 PDISCPUSTATE pCpu;
4322 /** Pointer to the VM. */
4323 PVM pVM;
4324 /** Pointer to the VMCPU. */
4325 PVMCPU pVCpu;
4326 /** Pointer to the first byte in the segment. */
4327 RTGCUINTPTR GCPtrSegBase;
4328 /** Pointer to the byte after the end of the segment. (might have wrapped!) */
4329 RTGCUINTPTR GCPtrSegEnd;
4330 /** The size of the segment minus 1. */
4331 RTGCUINTPTR cbSegLimit;
4332 /** Pointer to the current page - R3 Ptr. */
4333 void const *pvPageR3;
4334 /** Pointer to the current page - GC Ptr. */
4335 RTGCPTR pvPageGC;
4336 /** The lock information that PGMPhysReleasePageMappingLock needs. */
4337 PGMPAGEMAPLOCK PageMapLock;
4338 /** Whether the PageMapLock is valid or not. */
4339 bool fLocked;
4340 /** 64 bits mode or not. */
4341 bool f64Bits;
4342} CPUMDISASSTATE, *PCPUMDISASSTATE;
4343
4344
4345/**
4346 * @callback_method_impl{FNDISREADBYTES}
4347 */
4348static DECLCALLBACK(int) cpumR3DisasInstrRead(PDISCPUSTATE pDis, uint8_t offInstr, uint8_t cbMinRead, uint8_t cbMaxRead)
4349{
4350 PCPUMDISASSTATE pState = (PCPUMDISASSTATE)pDis->pvUser;
4351 for (;;)
4352 {
4353 RTGCUINTPTR GCPtr = pDis->uInstrAddr + offInstr + pState->GCPtrSegBase;
4354
4355 /*
4356 * Need to update the page translation?
4357 */
4358 if ( !pState->pvPageR3
4359 || (GCPtr >> PAGE_SHIFT) != (pState->pvPageGC >> PAGE_SHIFT))
4360 {
4361 int rc = VINF_SUCCESS;
4362
4363 /* translate the address */
4364 pState->pvPageGC = GCPtr & PAGE_BASE_GC_MASK;
4365 if ( !HMIsEnabled(pState->pVM)
4366 && MMHyperIsInsideArea(pState->pVM, pState->pvPageGC))
4367 {
4368 pState->pvPageR3 = MMHyperRCToR3(pState->pVM, (RTRCPTR)pState->pvPageGC);
4369 if (!pState->pvPageR3)
4370 rc = VERR_INVALID_POINTER;
4371 }
4372 else
4373 {
4374 /* Release mapping lock previously acquired. */
4375 if (pState->fLocked)
4376 PGMPhysReleasePageMappingLock(pState->pVM, &pState->PageMapLock);
4377 rc = PGMPhysGCPtr2CCPtrReadOnly(pState->pVCpu, pState->pvPageGC, &pState->pvPageR3, &pState->PageMapLock);
4378 pState->fLocked = RT_SUCCESS_NP(rc);
4379 }
4380 if (RT_FAILURE(rc))
4381 {
4382 pState->pvPageR3 = NULL;
4383 return rc;
4384 }
4385 }
4386
4387 /*
4388 * Check the segment limit.
4389 */
4390 if (!pState->f64Bits && pDis->uInstrAddr + offInstr > pState->cbSegLimit)
4391 return VERR_OUT_OF_SELECTOR_BOUNDS;
4392
4393 /*
4394 * Calc how much we can read.
4395 */
4396 uint32_t cb = PAGE_SIZE - (GCPtr & PAGE_OFFSET_MASK);
4397 if (!pState->f64Bits)
4398 {
4399 RTGCUINTPTR cbSeg = pState->GCPtrSegEnd - GCPtr;
4400 if (cb > cbSeg && cbSeg)
4401 cb = cbSeg;
4402 }
4403 if (cb > cbMaxRead)
4404 cb = cbMaxRead;
4405
4406 /*
4407 * Read and advance or exit.
4408 */
4409 memcpy(&pDis->abInstr[offInstr], (uint8_t *)pState->pvPageR3 + (GCPtr & PAGE_OFFSET_MASK), cb);
4410 offInstr += (uint8_t)cb;
4411 if (cb >= cbMinRead)
4412 {
4413 pDis->cbCachedInstr = offInstr;
4414 return VINF_SUCCESS;
4415 }
4416 cbMinRead -= (uint8_t)cb;
4417 cbMaxRead -= (uint8_t)cb;
4418 }
4419}
4420
4421
4422/**
4423 * Disassemble an instruction and return the information in the provided structure.
4424 *
4425 * @returns VBox status code.
4426 * @param pVM Pointer to the VM.
4427 * @param pVCpu Pointer to the VMCPU.
4428 * @param pCtx Pointer to the guest CPU context.
4429 * @param GCPtrPC Program counter (relative to CS) to disassemble from.
4430 * @param pCpu Disassembly state.
4431 * @param pszPrefix String prefix for logging (debug only).
4432 *
4433 */
4434VMMR3DECL(int) CPUMR3DisasmInstrCPU(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, RTGCPTR GCPtrPC, PDISCPUSTATE pCpu, const char *pszPrefix)
4435{
4436 CPUMDISASSTATE State;
4437 int rc;
4438
4439 const PGMMODE enmMode = PGMGetGuestMode(pVCpu);
4440 State.pCpu = pCpu;
4441 State.pvPageGC = 0;
4442 State.pvPageR3 = NULL;
4443 State.pVM = pVM;
4444 State.pVCpu = pVCpu;
4445 State.fLocked = false;
4446 State.f64Bits = false;
4447
4448 /*
4449 * Get selector information.
4450 */
4451 DISCPUMODE enmDisCpuMode;
4452 if ( (pCtx->cr0 & X86_CR0_PE)
4453 && pCtx->eflags.Bits.u1VM == 0)
4454 {
4455 if (!CPUMSELREG_ARE_HIDDEN_PARTS_VALID(pVCpu, &pCtx->cs))
4456 {
4457# ifdef VBOX_WITH_RAW_MODE_NOT_R0
4458 CPUMGuestLazyLoadHiddenSelectorReg(pVCpu, &pCtx->cs);
4459# endif
4460 if (!CPUMSELREG_ARE_HIDDEN_PARTS_VALID(pVCpu, &pCtx->cs))
4461 return VERR_CPUM_HIDDEN_CS_LOAD_ERROR;
4462 }
4463 State.f64Bits = enmMode >= PGMMODE_AMD64 && pCtx->cs.Attr.n.u1Long;
4464 State.GCPtrSegBase = pCtx->cs.u64Base;
4465 State.GCPtrSegEnd = pCtx->cs.u32Limit + 1 + (RTGCUINTPTR)pCtx->cs.u64Base;
4466 State.cbSegLimit = pCtx->cs.u32Limit;
4467 enmDisCpuMode = (State.f64Bits)
4468 ? DISCPUMODE_64BIT
4469 : pCtx->cs.Attr.n.u1DefBig
4470 ? DISCPUMODE_32BIT
4471 : DISCPUMODE_16BIT;
4472 }
4473 else
4474 {
4475 /* real or V86 mode */
4476 enmDisCpuMode = DISCPUMODE_16BIT;
4477 State.GCPtrSegBase = pCtx->cs.Sel * 16;
4478 State.GCPtrSegEnd = 0xFFFFFFFF;
4479 State.cbSegLimit = 0xFFFFFFFF;
4480 }
4481
4482 /*
4483 * Disassemble the instruction.
4484 */
4485 uint32_t cbInstr;
4486#ifndef LOG_ENABLED
4487 rc = DISInstrWithReader(GCPtrPC, enmDisCpuMode, cpumR3DisasInstrRead, &State, pCpu, &cbInstr);
4488 if (RT_SUCCESS(rc))
4489 {
4490#else
4491 char szOutput[160];
4492 rc = DISInstrToStrWithReader(GCPtrPC, enmDisCpuMode, cpumR3DisasInstrRead, &State,
4493 pCpu, &cbInstr, szOutput, sizeof(szOutput));
4494 if (RT_SUCCESS(rc))
4495 {
4496 /* log it */
4497 if (pszPrefix)
4498 Log(("%s-CPU%d: %s", pszPrefix, pVCpu->idCpu, szOutput));
4499 else
4500 Log(("%s", szOutput));
4501#endif
4502 rc = VINF_SUCCESS;
4503 }
4504 else
4505 Log(("CPUMR3DisasmInstrCPU: DISInstr failed for %04X:%RGv rc=%Rrc\n", pCtx->cs.Sel, GCPtrPC, rc));
4506
4507 /* Release mapping lock acquired in cpumR3DisasInstrRead. */
4508 if (State.fLocked)
4509 PGMPhysReleasePageMappingLock(pVM, &State.PageMapLock);
4510
4511 return rc;
4512}
4513
4514
4515
4516/**
4517 * API for controlling a few of the CPU features found in CR4.
4518 *
4519 * Currently only X86_CR4_TSD is accepted as input.
4520 *
4521 * @returns VBox status code.
4522 *
4523 * @param pVM Pointer to the VM.
4524 * @param fOr The CR4 OR mask.
4525 * @param fAnd The CR4 AND mask.
4526 */
4527VMMR3DECL(int) CPUMR3SetCR4Feature(PVM pVM, RTHCUINTREG fOr, RTHCUINTREG fAnd)
4528{
4529 AssertMsgReturn(!(fOr & ~(X86_CR4_TSD)), ("%#x\n", fOr), VERR_INVALID_PARAMETER);
4530 AssertMsgReturn((fAnd & ~(X86_CR4_TSD)) == ~(X86_CR4_TSD), ("%#x\n", fAnd), VERR_INVALID_PARAMETER);
4531
4532 pVM->cpum.s.CR4.OrMask &= fAnd;
4533 pVM->cpum.s.CR4.OrMask |= fOr;
4534
4535 return VINF_SUCCESS;
4536}
4537
4538
4539/**
4540 * Gets a pointer to the array of standard CPUID leaves.
4541 *
4542 * CPUMR3GetGuestCpuIdStdMax() give the size of the array.
4543 *
4544 * @returns Pointer to the standard CPUID leaves (read-only).
4545 * @param pVM Pointer to the VM.
4546 * @remark Intended for PATM.
4547 */
4548VMMR3DECL(RCPTRTYPE(PCCPUMCPUID)) CPUMR3GetGuestCpuIdStdRCPtr(PVM pVM)
4549{
4550 return RCPTRTYPE(PCCPUMCPUID)VM_RC_ADDR(pVM, &pVM->cpum.s.aGuestCpuIdStd[0]);
4551}
4552
4553
4554/**
4555 * Gets a pointer to the array of extended CPUID leaves.
4556 *
4557 * CPUMGetGuestCpuIdExtMax() give the size of the array.
4558 *
4559 * @returns Pointer to the extended CPUID leaves (read-only).
4560 * @param pVM Pointer to the VM.
4561 * @remark Intended for PATM.
4562 */
4563VMMR3DECL(RCPTRTYPE(PCCPUMCPUID)) CPUMR3GetGuestCpuIdExtRCPtr(PVM pVM)
4564{
4565 return (RCPTRTYPE(PCCPUMCPUID))VM_RC_ADDR(pVM, &pVM->cpum.s.aGuestCpuIdExt[0]);
4566}
4567
4568
4569/**
4570 * Gets a pointer to the array of centaur CPUID leaves.
4571 *
4572 * CPUMGetGuestCpuIdCentaurMax() give the size of the array.
4573 *
4574 * @returns Pointer to the centaur CPUID leaves (read-only).
4575 * @param pVM Pointer to the VM.
4576 * @remark Intended for PATM.
4577 */
4578VMMR3DECL(RCPTRTYPE(PCCPUMCPUID)) CPUMR3GetGuestCpuIdCentaurRCPtr(PVM pVM)
4579{
4580 return (RCPTRTYPE(PCCPUMCPUID))VM_RC_ADDR(pVM, &pVM->cpum.s.aGuestCpuIdCentaur[0]);
4581}
4582
4583
4584/**
4585 * Gets a pointer to the default CPUID leaf.
4586 *
4587 * @returns Pointer to the default CPUID leaf (read-only).
4588 * @param pVM Pointer to the VM.
4589 * @remark Intended for PATM.
4590 */
4591VMMR3DECL(RCPTRTYPE(PCCPUMCPUID)) CPUMR3GetGuestCpuIdDefRCPtr(PVM pVM)
4592{
4593 return (RCPTRTYPE(PCCPUMCPUID))VM_RC_ADDR(pVM, &pVM->cpum.s.GuestCpuIdDef);
4594}
4595
4596
4597/**
4598 * Enters REM, gets and resets the changed flags (CPUM_CHANGED_*).
4599 *
4600 * Only REM should ever call this function!
4601 *
4602 * @returns The changed flags.
4603 * @param pVCpu Pointer to the VMCPU.
4604 * @param puCpl Where to return the current privilege level (CPL).
4605 */
4606VMMR3DECL(uint32_t) CPUMR3RemEnter(PVMCPU pVCpu, uint32_t *puCpl)
4607{
4608 Assert(!pVCpu->cpum.s.fRawEntered);
4609 Assert(!pVCpu->cpum.s.fRemEntered);
4610
4611 /*
4612 * Get the CPL first.
4613 */
4614 *puCpl = CPUMGetGuestCPL(pVCpu);
4615
4616 /*
4617 * Get and reset the flags.
4618 */
4619 uint32_t fFlags = pVCpu->cpum.s.fChanged;
4620 pVCpu->cpum.s.fChanged = 0;
4621
4622 /** @todo change the switcher to use the fChanged flags. */
4623 if (pVCpu->cpum.s.fUseFlags & CPUM_USED_FPU_SINCE_REM)
4624 {
4625 fFlags |= CPUM_CHANGED_FPU_REM;
4626 pVCpu->cpum.s.fUseFlags &= ~CPUM_USED_FPU_SINCE_REM;
4627 }
4628
4629 pVCpu->cpum.s.fRemEntered = true;
4630 return fFlags;
4631}
4632
4633
4634/**
4635 * Leaves REM.
4636 *
4637 * @param pVCpu Pointer to the VMCPU.
4638 * @param fNoOutOfSyncSels This is @c false if there are out of sync
4639 * registers.
4640 */
4641VMMR3DECL(void) CPUMR3RemLeave(PVMCPU pVCpu, bool fNoOutOfSyncSels)
4642{
4643 Assert(!pVCpu->cpum.s.fRawEntered);
4644 Assert(pVCpu->cpum.s.fRemEntered);
4645
4646 pVCpu->cpum.s.fRemEntered = false;
4647}
4648
4649
4650/**
4651 * Called when the ring-3 init phase completes.
4652 *
4653 * @returns VBox status code.
4654 * @param pVM Pointer to the VM.
4655 */
4656VMMR3DECL(int) CPUMR3InitCompleted(PVM pVM)
4657{
4658 for (VMCPUID i = 0; i < pVM->cCpus; i++)
4659 {
4660 /* Cache the APIC base (from the APIC device) once it has been initialized. */
4661 PDMApicGetBase(&pVM->aCpus[i], &pVM->aCpus[i].cpum.s.Guest.msrApicBase);
4662 Log(("CPUMR3InitCompleted pVM=%p APIC base[%u]=%RX64\n", pVM, (unsigned)i, pVM->aCpus[i].cpum.s.Guest.msrApicBase));
4663 }
4664 return VINF_SUCCESS;
4665}
4666
4667/**
4668 * Called when the ring-0 init phases comleted.
4669 *
4670 * @param pVM Pointer to the VM.
4671 */
4672VMMR3DECL(void) CPUMR3LogCpuIds(PVM pVM)
4673{
4674 /*
4675 * Log the cpuid.
4676 */
4677 bool fOldBuffered = RTLogRelSetBuffering(true /*fBuffered*/);
4678 RTCPUSET OnlineSet;
4679 LogRel(("Logical host processors: %u present, %u max, %u online, online mask: %016RX64\n",
4680 (unsigned)RTMpGetPresentCount(), (unsigned)RTMpGetCount(), (unsigned)RTMpGetOnlineCount(),
4681 RTCpuSetToU64(RTMpGetOnlineSet(&OnlineSet)) ));
4682 RTCPUID cCores = RTMpGetCoreCount();
4683 if (cCores)
4684 LogRel(("Physical host cores: %u\n", (unsigned)cCores));
4685 LogRel(("************************* CPUID dump ************************\n"));
4686 DBGFR3Info(pVM->pUVM, "cpuid", "verbose", DBGFR3InfoLogRelHlp());
4687 LogRel(("\n"));
4688 DBGFR3_INFO_LOG(pVM, "cpuid", "verbose"); /* macro */
4689 RTLogRelSetBuffering(fOldBuffered);
4690 LogRel(("******************** End of CPUID dump **********************\n"));
4691}
注意: 瀏覽 TracBrowser 來幫助您使用儲存庫瀏覽器

© 2025 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette