DevVGA-SVGA.cpp@ 84743

最後變更在這個檔案從84743是 84743,由 vboxsync 提交於 5 年前
Devices/Graphics: experimental GLX graphics output (build fix)
屬性 svn:eol-style 設為 `native` 屬性 svn:keywords 設為 `Author Date Id Revision`
檔案大小: 313.7 KB

行
1	/* $Id: DevVGA-SVGA.cpp 84743 2020-06-09 18:00:08Z vboxsync $ */
2	/** @file
3	* VMware SVGA device.
4	*
5	* Logging levels guidelines for this and related files:
6	* - Log() for normal bits.
7	* - LogFlow() for more info.
8	* - Log2 for hex dump of cursor data.
9	* - Log3 for hex dump of shader code.
10	* - Log4 for hex dumps of 3D data.
11	* - Log5 for info about GMR pages.
12	* - LogRel for the usual important stuff.
13	* - LogRel2 for cursor.
14	* - LogRel3 for 3D performance data.
15	* - LogRel4 for HW accelerated graphics output.
16	*/
17
18	/*
19	* Copyright (C) 2013-2020 Oracle Corporation
20	*
21	* This file is part of VirtualBox Open Source Edition (OSE), as
22	* available from http://www.alldomusa.eu.org. This file is free software;
23	* you can redistribute it and/or modify it under the terms of the GNU
24	* General Public License (GPL) as published by the Free Software
25	* Foundation, in version 2 as it comes in the "COPYING" file of the
26	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
27	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
28	*/
29
30
31	/** @page pg_dev_vmsvga VMSVGA - VMware SVGA II Device Emulation
32	*
33	* This device emulation was contributed by trivirt AG. It offers an
34	* alternative to our Bochs based VGA graphics and 3d emulations. This is
35	* valuable for Xorg based guests, as there is driver support shipping with Xorg
36	* since it forked from XFree86.
37	*
38	*
39	* @section sec_dev_vmsvga_sdk The VMware SDK
40	*
41	* This is officially deprecated now, however it's still quite useful,
42	* especially for getting the old features working:
43	* http://vmware-svga.sourceforge.net/
44	*
45	* They currently point developers at the following resources.
46	* - http://cgit.freedesktop.org/xorg/driver/xf86-video-vmware/
47	* - http://cgit.freedesktop.org/mesa/mesa/tree/src/gallium/drivers/svga/
48	* - http://cgit.freedesktop.org/mesa/vmwgfx/
49	*
50	* @subsection subsec_dev_vmsvga_sdk_results Test results
51	*
52	* Test results:
53	* - 2dmark.img:
54	* + todo
55	* - backdoor-tclo.img:
56	* + todo
57	* - blit-cube.img:
58	* + todo
59	* - bunnies.img:
60	* + todo
61	* - cube.img:
62	* + todo
63	* - cubemark.img:
64	* + todo
65	* - dynamic-vertex-stress.img:
66	* + todo
67	* - dynamic-vertex.img:
68	* + todo
69	* - fence-stress.img:
70	* + todo
71	* - gmr-test.img:
72	* + todo
73	* - half-float-test.img:
74	* + todo
75	* - noscreen-cursor.img:
76	* - The CURSOR I/O and FIFO registers are not implemented, so the mouse
77	* cursor doesn't show. (Hacking the GUI a little, would make the cursor
78	* visible though.)
79	* - Cursor animation via the palette doesn't work.
80	* - During debugging, it turns out that the framebuffer content seems to
81	* be halfways ignore or something (memset(fb, 0xcc, lots)).
82	* - Trouble with way to small FIFO and the 256x256 cursor fails. Need to
83	* grow it 0x10 fold (128KB -> 2MB like in WS10).
84	* - null.img:
85	* + todo
86	* - pong.img:
87	* + todo
88	* - presentReadback.img:
89	* + todo
90	* - resolution-set.img:
91	* + todo
92	* - rt-gamma-test.img:
93	* + todo
94	* - screen-annotation.img:
95	* + todo
96	* - screen-cursor.img:
97	* + todo
98	* - screen-dma-coalesce.img:
99	* + todo
100	* - screen-gmr-discontig.img:
101	* + todo
102	* - screen-gmr-remap.img:
103	* + todo
104	* - screen-multimon.img:
105	* + todo
106	* - screen-present-clip.img:
107	* + todo
108	* - screen-render-test.img:
109	* + todo
110	* - screen-simple.img:
111	* + todo
112	* - screen-text.img:
113	* + todo
114	* - simple-shaders.img:
115	* + todo
116	* - simple_blit.img:
117	* + todo
118	* - tiny-2d-updates.img:
119	* + todo
120	* - video-formats.img:
121	* + todo
122	* - video-sync.img:
123	* + todo
124	*
125	*/
126
127
128	/*********************************************************************************************************************************
129	* Header Files *
130	*********************************************************************************************************************************/
131	#define LOG_GROUP LOG_GROUP_DEV_VMSVGA
132	#define VMSVGA_USE_EMT_HALT_CODE
133	#include <VBox/vmm/pdmdev.h>
134	#include <VBox/version.h>
135	#include <VBox/err.h>
136	#include <VBox/log.h>
137	#include <VBox/vmm/pgm.h>
138	#ifdef VMSVGA_USE_EMT_HALT_CODE
139	# include <VBox/vmm/vmapi.h>
140	# include <VBox/vmm/vmcpuset.h>
141	#endif
142	#include <VBox/sup.h>
143
144	#include <iprt/assert.h>
145	#include <iprt/semaphore.h>
146	#include <iprt/uuid.h>
147	#ifdef IN_RING3
148	# include <iprt/ctype.h>
149	# include <iprt/mem.h>
150	# ifdef VBOX_STRICT
151	# include <iprt/time.h>
152	# endif
153	#endif
154
155	#include <VBox/AssertGuest.h>
156	#include <VBox/VMMDev.h>
157	#include <VBoxVideo.h>
158	#include <VBox/bioslogo.h>
159
160	/* should go BEFORE any other DevVGA include to make all DevVGA.h config defines be visible */
161	#include "DevVGA.h"
162
163	#include "DevVGA-SVGA.h"
164	#include "vmsvga/svga_escape.h"
165	#include "vmsvga/svga_overlay.h"
166	#include "vmsvga/svga3d_caps.h"
167	#ifdef VBOX_WITH_VMSVGA3D
168	# include "DevVGA-SVGA3d.h"
169	# ifdef RT_OS_DARWIN
170	# include "DevVGA-SVGA3d-cocoa.h"
171	# endif
172	# ifdef RT_OS_LINUX
173	# ifdef IN_RING3
174	#include "DevVGA-SVGA3d-glLdr.h"
175	# endif
176	# endif
177	#endif
178
179
180	/*********************************************************************************************************************************
181	* Defined Constants And Macros *
182	*********************************************************************************************************************************/
183	/**
184	* Macro for checking if a fixed FIFO register is valid according to the
185	* current FIFO configuration.
186	*
187	* @returns true / false.
188	* @param a_iIndex The fifo register index (like SVGA_FIFO_CAPABILITIES).
189	* @param a_offFifoMin A valid SVGA_FIFO_MIN value.
190	*/
191	#define VMSVGA_IS_VALID_FIFO_REG(a_iIndex, a_offFifoMin) ( ((a_iIndex) + 1) * sizeof(uint32_t) <= (a_offFifoMin) )
192
193
194	/*********************************************************************************************************************************
195	* Structures and Typedefs *
196	*********************************************************************************************************************************/
197	/**
198	* 64-bit GMR descriptor.
199	*/
200	typedef struct
201	{
202	RTGCPHYS GCPhys;
203	uint64_t numPages;
204	} VMSVGAGMRDESCRIPTOR, *PVMSVGAGMRDESCRIPTOR;
205
206	/**
207	* GMR slot
208	*/
209	typedef struct
210	{
211	uint32_t cMaxPages;
212	uint32_t cbTotal;
213	uint32_t numDescriptors;
214	PVMSVGAGMRDESCRIPTOR paDesc;
215	} GMR, *PGMR;
216
217	#ifdef IN_RING3
218	/**
219	* Internal SVGA ring-3 only state.
220	*/
221	typedef struct VMSVGAR3STATE
222	{
223	GMR *paGMR; // [VMSVGAState::cGMR]
224	struct
225	{
226	SVGAGuestPtr RT_UNTRUSTED_GUEST ptr;
227	uint32_t RT_UNTRUSTED_GUEST bytesPerLine;
228	SVGAGMRImageFormat RT_UNTRUSTED_GUEST format;
229	} GMRFB;
230	struct
231	{
232	bool fActive;
233	uint32_t xHotspot;
234	uint32_t yHotspot;
235	uint32_t width;
236	uint32_t height;
237	uint32_t cbData;
238	void *pData;
239	} Cursor;
240	SVGAColorBGRX colorAnnotation;
241
242	# ifdef VMSVGA_USE_EMT_HALT_CODE
243	/** Number of EMTs in BusyDelayedEmts (quicker than scanning the set). */
244	uint32_t volatile cBusyDelayedEmts;
245	/** Set of EMTs that are */
246	VMCPUSET BusyDelayedEmts;
247	# else
248	/** Number of EMTs waiting on hBusyDelayedEmts. */
249	uint32_t volatile cBusyDelayedEmts;
250	/** Semaphore that EMTs wait on when reading SVGA_REG_BUSY and the FIFO is
251	* busy (ugly). */
252	RTSEMEVENTMULTI hBusyDelayedEmts;
253	# endif
254
255	/** Information obout screens. */
256	VMSVGASCREENOBJECT aScreens[64];
257
258	/** Tracks how much time we waste reading SVGA_REG_BUSY with a busy FIFO. */
259	STAMPROFILE StatBusyDelayEmts;
260
261	STAMPROFILE StatR3Cmd3dPresentProf;
262	STAMPROFILE StatR3Cmd3dDrawPrimitivesProf;
263	STAMPROFILE StatR3Cmd3dSurfaceDmaProf;
264	STAMPROFILE StatR3Cmd3dBlitSurfaceToScreenProf;
265	STAMCOUNTER StatR3CmdDefineGmr2;
266	STAMCOUNTER StatR3CmdDefineGmr2Free;
267	STAMCOUNTER StatR3CmdDefineGmr2Modify;
268	STAMCOUNTER StatR3CmdRemapGmr2;
269	STAMCOUNTER StatR3CmdRemapGmr2Modify;
270	STAMCOUNTER StatR3CmdInvalidCmd;
271	STAMCOUNTER StatR3CmdFence;
272	STAMCOUNTER StatR3CmdUpdate;
273	STAMCOUNTER StatR3CmdUpdateVerbose;
274	STAMCOUNTER StatR3CmdDefineCursor;
275	STAMCOUNTER StatR3CmdDefineAlphaCursor;
276	STAMCOUNTER StatR3CmdMoveCursor;
277	STAMCOUNTER StatR3CmdDisplayCursor;
278	STAMCOUNTER StatR3CmdRectFill;
279	STAMCOUNTER StatR3CmdRectCopy;
280	STAMCOUNTER StatR3CmdRectRopCopy;
281	STAMCOUNTER StatR3CmdEscape;
282	STAMCOUNTER StatR3CmdDefineScreen;
283	STAMCOUNTER StatR3CmdDestroyScreen;
284	STAMCOUNTER StatR3CmdDefineGmrFb;
285	STAMCOUNTER StatR3CmdBlitGmrFbToScreen;
286	STAMCOUNTER StatR3CmdBlitScreentoGmrFb;
287	STAMCOUNTER StatR3CmdAnnotationFill;
288	STAMCOUNTER StatR3CmdAnnotationCopy;
289	STAMCOUNTER StatR3Cmd3dSurfaceDefine;
290	STAMCOUNTER StatR3Cmd3dSurfaceDefineV2;
291	STAMCOUNTER StatR3Cmd3dSurfaceDestroy;
292	STAMCOUNTER StatR3Cmd3dSurfaceCopy;
293	STAMCOUNTER StatR3Cmd3dSurfaceStretchBlt;
294	STAMCOUNTER StatR3Cmd3dSurfaceDma;
295	STAMCOUNTER StatR3Cmd3dSurfaceScreen;
296	STAMCOUNTER StatR3Cmd3dContextDefine;
297	STAMCOUNTER StatR3Cmd3dContextDestroy;
298	STAMCOUNTER StatR3Cmd3dSetTransform;
299	STAMCOUNTER StatR3Cmd3dSetZRange;
300	STAMCOUNTER StatR3Cmd3dSetRenderState;
301	STAMCOUNTER StatR3Cmd3dSetRenderTarget;
302	STAMCOUNTER StatR3Cmd3dSetTextureState;
303	STAMCOUNTER StatR3Cmd3dSetMaterial;
304	STAMCOUNTER StatR3Cmd3dSetLightData;
305	STAMCOUNTER StatR3Cmd3dSetLightEnable;
306	STAMCOUNTER StatR3Cmd3dSetViewPort;
307	STAMCOUNTER StatR3Cmd3dSetClipPlane;
308	STAMCOUNTER StatR3Cmd3dClear;
309	STAMCOUNTER StatR3Cmd3dPresent;
310	STAMCOUNTER StatR3Cmd3dPresentReadBack;
311	STAMCOUNTER StatR3Cmd3dShaderDefine;
312	STAMCOUNTER StatR3Cmd3dShaderDestroy;
313	STAMCOUNTER StatR3Cmd3dSetShader;
314	STAMCOUNTER StatR3Cmd3dSetShaderConst;
315	STAMCOUNTER StatR3Cmd3dDrawPrimitives;
316	STAMCOUNTER StatR3Cmd3dSetScissorRect;
317	STAMCOUNTER StatR3Cmd3dBeginQuery;
318	STAMCOUNTER StatR3Cmd3dEndQuery;
319	STAMCOUNTER StatR3Cmd3dWaitForQuery;
320	STAMCOUNTER StatR3Cmd3dGenerateMipmaps;
321	STAMCOUNTER StatR3Cmd3dActivateSurface;
322	STAMCOUNTER StatR3Cmd3dDeactivateSurface;
323
324	STAMCOUNTER StatR3RegConfigDoneWr;
325	STAMCOUNTER StatR3RegGmrDescriptorWr;
326	STAMCOUNTER StatR3RegGmrDescriptorWrErrors;
327	STAMCOUNTER StatR3RegGmrDescriptorWrFree;
328
329	STAMCOUNTER StatFifoCommands;
330	STAMCOUNTER StatFifoErrors;
331	STAMCOUNTER StatFifoUnkCmds;
332	STAMCOUNTER StatFifoTodoTimeout;
333	STAMCOUNTER StatFifoTodoWoken;
334	STAMPROFILE StatFifoStalls;
335	STAMPROFILE StatFifoExtendedSleep;
336	# ifdef VMSVGA_USE_FIFO_ACCESS_HANDLER
337	STAMCOUNTER StatFifoAccessHandler;
338	# endif
339	STAMCOUNTER StatFifoCursorFetchAgain;
340	STAMCOUNTER StatFifoCursorNoChange;
341	STAMCOUNTER StatFifoCursorPosition;
342	STAMCOUNTER StatFifoCursorVisiblity;
343	STAMCOUNTER StatFifoWatchdogWakeUps;
344	} VMSVGAR3STATE, *PVMSVGAR3STATE;
345	#endif /* IN_RING3 */
346
347
348	/*********************************************************************************************************************************
349	* Internal Functions *
350	*********************************************************************************************************************************/
351	#ifdef IN_RING3
352	# if defined(VMSVGA_USE_FIFO_ACCESS_HANDLER) \|\| defined(DEBUG_FIFO_ACCESS)
353	static FNPGMPHYSHANDLER vmsvgaR3FifoAccessHandler;
354	# endif
355	# ifdef DEBUG_GMR_ACCESS
356	static FNPGMPHYSHANDLER vmsvgaR3GmrAccessHandler;
357	# endif
358	#endif
359
360
361	/*********************************************************************************************************************************
362	* Global Variables *
363	*********************************************************************************************************************************/
364	#ifdef IN_RING3
365
366	/**
367	* SSM descriptor table for the VMSVGAGMRDESCRIPTOR structure.
368	*/
369	static SSMFIELD const g_aVMSVGAGMRDESCRIPTORFields[] =
370	{
371	SSMFIELD_ENTRY_GCPHYS( VMSVGAGMRDESCRIPTOR, GCPhys),
372	SSMFIELD_ENTRY( VMSVGAGMRDESCRIPTOR, numPages),
373	SSMFIELD_ENTRY_TERM()
374	};
375
376	/**
377	* SSM descriptor table for the GMR structure.
378	*/
379	static SSMFIELD const g_aGMRFields[] =
380	{
381	SSMFIELD_ENTRY( GMR, cMaxPages),
382	SSMFIELD_ENTRY( GMR, cbTotal),
383	SSMFIELD_ENTRY( GMR, numDescriptors),
384	SSMFIELD_ENTRY_IGN_HCPTR( GMR, paDesc),
385	SSMFIELD_ENTRY_TERM()
386	};
387
388	/**
389	* SSM descriptor table for the VMSVGASCREENOBJECT structure.
390	*/
391	static SSMFIELD const g_aVMSVGASCREENOBJECTFields[] =
392	{
393	SSMFIELD_ENTRY( VMSVGASCREENOBJECT, fuScreen),
394	SSMFIELD_ENTRY( VMSVGASCREENOBJECT, idScreen),
395	SSMFIELD_ENTRY( VMSVGASCREENOBJECT, xOrigin),
396	SSMFIELD_ENTRY( VMSVGASCREENOBJECT, yOrigin),
397	SSMFIELD_ENTRY( VMSVGASCREENOBJECT, cWidth),
398	SSMFIELD_ENTRY( VMSVGASCREENOBJECT, cHeight),
399	SSMFIELD_ENTRY( VMSVGASCREENOBJECT, offVRAM),
400	SSMFIELD_ENTRY( VMSVGASCREENOBJECT, cbPitch),
401	SSMFIELD_ENTRY( VMSVGASCREENOBJECT, cBpp),
402	SSMFIELD_ENTRY( VMSVGASCREENOBJECT, fDefined),
403	SSMFIELD_ENTRY( VMSVGASCREENOBJECT, fModified),
404	SSMFIELD_ENTRY_TERM()
405	};
406
407	/**
408	* SSM descriptor table for the VMSVGAR3STATE structure.
409	*/
410	static SSMFIELD const g_aVMSVGAR3STATEFields[] =
411	{
412	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, paGMR),
413	SSMFIELD_ENTRY( VMSVGAR3STATE, GMRFB),
414	SSMFIELD_ENTRY( VMSVGAR3STATE, Cursor.fActive),
415	SSMFIELD_ENTRY( VMSVGAR3STATE, Cursor.xHotspot),
416	SSMFIELD_ENTRY( VMSVGAR3STATE, Cursor.yHotspot),
417	SSMFIELD_ENTRY( VMSVGAR3STATE, Cursor.width),
418	SSMFIELD_ENTRY( VMSVGAR3STATE, Cursor.height),
419	SSMFIELD_ENTRY( VMSVGAR3STATE, Cursor.cbData),
420	SSMFIELD_ENTRY_IGN_HCPTR( VMSVGAR3STATE, Cursor.pData),
421	SSMFIELD_ENTRY( VMSVGAR3STATE, colorAnnotation),
422	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, cBusyDelayedEmts),
423	#ifdef VMSVGA_USE_EMT_HALT_CODE
424	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, BusyDelayedEmts),
425	#else
426	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, hBusyDelayedEmts),
427	#endif
428	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatBusyDelayEmts),
429	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dPresentProf),
430	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dDrawPrimitivesProf),
431	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSurfaceDmaProf),
432	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dBlitSurfaceToScreenProf),
433	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdDefineGmr2),
434	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdDefineGmr2Free),
435	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdDefineGmr2Modify),
436	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdRemapGmr2),
437	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdRemapGmr2Modify),
438	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdInvalidCmd),
439	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdFence),
440	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdUpdate),
441	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdUpdateVerbose),
442	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdDefineCursor),
443	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdDefineAlphaCursor),
444	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdMoveCursor),
445	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdDisplayCursor),
446	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdRectFill),
447	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdRectCopy),
448	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdRectRopCopy),
449	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdEscape),
450	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdDefineScreen),
451	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdDestroyScreen),
452	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdDefineGmrFb),
453	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdBlitGmrFbToScreen),
454	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdBlitScreentoGmrFb),
455	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdAnnotationFill),
456	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3CmdAnnotationCopy),
457	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSurfaceDefine),
458	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSurfaceDefineV2),
459	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSurfaceDestroy),
460	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSurfaceCopy),
461	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSurfaceStretchBlt),
462	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSurfaceDma),
463	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSurfaceScreen),
464	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dContextDefine),
465	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dContextDestroy),
466	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSetTransform),
467	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSetZRange),
468	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSetRenderState),
469	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSetRenderTarget),
470	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSetTextureState),
471	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSetMaterial),
472	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSetLightData),
473	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSetLightEnable),
474	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSetViewPort),
475	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSetClipPlane),
476	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dClear),
477	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dPresent),
478	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dPresentReadBack),
479	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dShaderDefine),
480	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dShaderDestroy),
481	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSetShader),
482	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSetShaderConst),
483	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dDrawPrimitives),
484	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dSetScissorRect),
485	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dBeginQuery),
486	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dEndQuery),
487	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dWaitForQuery),
488	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dGenerateMipmaps),
489	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dActivateSurface),
490	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3Cmd3dDeactivateSurface),
491
492	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3RegConfigDoneWr),
493	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3RegGmrDescriptorWr),
494	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3RegGmrDescriptorWrErrors),
495	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatR3RegGmrDescriptorWrFree),
496
497	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatFifoCommands),
498	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatFifoErrors),
499	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatFifoUnkCmds),
500	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatFifoTodoTimeout),
501	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatFifoTodoWoken),
502	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatFifoStalls),
503	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatFifoExtendedSleep),
504	# if defined(VMSVGA_USE_FIFO_ACCESS_HANDLER) \|\| defined(DEBUG_FIFO_ACCESS)
505	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatFifoAccessHandler),
506	# endif
507	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatFifoCursorFetchAgain),
508	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatFifoCursorNoChange),
509	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatFifoCursorPosition),
510	SSMFIELD_ENTRY_IGNORE( VMSVGAR3STATE, StatFifoCursorVisiblity),
511
512	SSMFIELD_ENTRY_TERM()
513	};
514
515	/**
516	* SSM descriptor table for the VGAState.svga structure.
517	*/
518	static SSMFIELD const g_aVGAStateSVGAFields[] =
519	{
520	SSMFIELD_ENTRY_IGN_GCPHYS( VMSVGAState, GCPhysFIFO),
521	SSMFIELD_ENTRY_IGNORE( VMSVGAState, cbFIFO),
522	SSMFIELD_ENTRY_IGNORE( VMSVGAState, cbFIFOConfig),
523	SSMFIELD_ENTRY( VMSVGAState, u32SVGAId),
524	SSMFIELD_ENTRY( VMSVGAState, fEnabled),
525	SSMFIELD_ENTRY( VMSVGAState, fConfigured),
526	SSMFIELD_ENTRY( VMSVGAState, fBusy),
527	SSMFIELD_ENTRY( VMSVGAState, fTraces),
528	SSMFIELD_ENTRY( VMSVGAState, u32GuestId),
529	SSMFIELD_ENTRY( VMSVGAState, cScratchRegion),
530	SSMFIELD_ENTRY( VMSVGAState, au32ScratchRegion),
531	SSMFIELD_ENTRY( VMSVGAState, u32IrqStatus),
532	SSMFIELD_ENTRY( VMSVGAState, u32IrqMask),
533	SSMFIELD_ENTRY( VMSVGAState, u32PitchLock),
534	SSMFIELD_ENTRY( VMSVGAState, u32CurrentGMRId),
535	SSMFIELD_ENTRY( VMSVGAState, u32RegCaps),
536	SSMFIELD_ENTRY( VMSVGAState, u32IndexReg),
537	SSMFIELD_ENTRY_IGNORE( VMSVGAState, hFIFORequestSem),
538	SSMFIELD_ENTRY_IGNORE( VMSVGAState, uLastCursorUpdateCount),
539	SSMFIELD_ENTRY_IGNORE( VMSVGAState, fFIFOThreadSleeping),
540	SSMFIELD_ENTRY_VER( VMSVGAState, fGFBRegisters, VGA_SAVEDSTATE_VERSION_VMSVGA_SCREENS),
541	SSMFIELD_ENTRY( VMSVGAState, uWidth),
542	SSMFIELD_ENTRY( VMSVGAState, uHeight),
543	SSMFIELD_ENTRY( VMSVGAState, uBpp),
544	SSMFIELD_ENTRY( VMSVGAState, cbScanline),
545	SSMFIELD_ENTRY_VER( VMSVGAState, uScreenOffset, VGA_SAVEDSTATE_VERSION_VMSVGA),
546	SSMFIELD_ENTRY_VER( VMSVGAState, uCursorX, VGA_SAVEDSTATE_VERSION_VMSVGA_CURSOR),
547	SSMFIELD_ENTRY_VER( VMSVGAState, uCursorY, VGA_SAVEDSTATE_VERSION_VMSVGA_CURSOR),
548	SSMFIELD_ENTRY_VER( VMSVGAState, uCursorID, VGA_SAVEDSTATE_VERSION_VMSVGA_CURSOR),
549	SSMFIELD_ENTRY_VER( VMSVGAState, uCursorOn, VGA_SAVEDSTATE_VERSION_VMSVGA_CURSOR),
550	SSMFIELD_ENTRY( VMSVGAState, u32MaxWidth),
551	SSMFIELD_ENTRY( VMSVGAState, u32MaxHeight),
552	SSMFIELD_ENTRY( VMSVGAState, u32ActionFlags),
553	SSMFIELD_ENTRY( VMSVGAState, f3DEnabled),
554	SSMFIELD_ENTRY( VMSVGAState, fVRAMTracking),
555	SSMFIELD_ENTRY_IGNORE( VMSVGAState, u8FIFOExtCommand),
556	SSMFIELD_ENTRY_IGNORE( VMSVGAState, fFifoExtCommandWakeup),
557	SSMFIELD_ENTRY_IGNORE( VMSVGAState, cGMR),
558	SSMFIELD_ENTRY_TERM()
559	};
560	#endif /* IN_RING3 */
561
562
563	/*********************************************************************************************************************************
564	* Internal Functions *
565	*********************************************************************************************************************************/
566	#ifdef IN_RING3
567	static void vmsvgaR3SetTraces(PPDMDEVINS pDevIns, PVGASTATE pThis, bool fTraces);
568	static int vmsvgaR3LoadExecFifo(PCPDMDEVHLPR3 pHlp, PVGASTATE pThis, PVGASTATECC pThisCC, PSSMHANDLE pSSM,
569	uint32_t uVersion, uint32_t uPass);
570	static int vmsvgaR3SaveExecFifo(PCPDMDEVHLPR3 pHlp, PVGASTATECC pThisCC, PSSMHANDLE pSSM);
571	# ifdef VBOX_WITH_VMSVGA3D
572	static void vmsvgaR3GmrFree(PVGASTATECC pThisCC, uint32_t idGMR);
573	# endif /* VBOX_WITH_VMSVGA3D */
574	#endif /* IN_RING3 */
575
576
577
578	#ifdef IN_RING3
579	VMSVGASCREENOBJECT *vmsvgaR3GetScreenObject(PVGASTATECC pThisCC, uint32_t idScreen)
580	{
581	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
582	if ( idScreen < (uint32_t)RT_ELEMENTS(pSVGAState->aScreens)
583	&& pSVGAState
584	&& pSVGAState->aScreens[idScreen].fDefined)
585	{
586	return &pSVGAState->aScreens[idScreen];
587	}
588	return NULL;
589	}
590
591	void vmsvgaR3ResetScreens(PVGASTATECC pThisCC)
592	{
593	# ifdef VBOX_WITH_VMSVGA3D
594	for (uint32_t idScreen = 0; idScreen < (uint32_t)RT_ELEMENTS(pThisCC->svga.pSvgaR3State->aScreens); ++idScreen)
595	{
596	VMSVGASCREENOBJECT *pScreen = vmsvgaR3GetScreenObject(pThisCC, idScreen);
597	if (pScreen)
598	vmsvga3dDestroyScreen(pThisCC, pScreen);
599	}
600	# else
601	RT_NOREF(pThisCC);
602	# endif
603	}
604	#endif /* IN_RING3 */
605
606	#ifdef LOG_ENABLED
607
608	/**
609	* Index register string name lookup
610	*
611	* @returns Index register string or "UNKNOWN"
612	* @param pThis The shared VGA/VMSVGA state.
613	* @param idxReg The index register.
614	*/
615	static const char *vmsvgaIndexToString(PVGASTATE pThis, uint32_t idxReg)
616	{
617	switch (idxReg)
618	{
619	case SVGA_REG_ID: return "SVGA_REG_ID";
620	case SVGA_REG_ENABLE: return "SVGA_REG_ENABLE";
621	case SVGA_REG_WIDTH: return "SVGA_REG_WIDTH";
622	case SVGA_REG_HEIGHT: return "SVGA_REG_HEIGHT";
623	case SVGA_REG_MAX_WIDTH: return "SVGA_REG_MAX_WIDTH";
624	case SVGA_REG_MAX_HEIGHT: return "SVGA_REG_MAX_HEIGHT";
625	case SVGA_REG_DEPTH: return "SVGA_REG_DEPTH";
626	case SVGA_REG_BITS_PER_PIXEL: return "SVGA_REG_BITS_PER_PIXEL"; /* Current bpp in the guest */
627	case SVGA_REG_HOST_BITS_PER_PIXEL: return "SVGA_REG_HOST_BITS_PER_PIXEL"; /* (Deprecated) */
628	case SVGA_REG_PSEUDOCOLOR: return "SVGA_REG_PSEUDOCOLOR";
629	case SVGA_REG_RED_MASK: return "SVGA_REG_RED_MASK";
630	case SVGA_REG_GREEN_MASK: return "SVGA_REG_GREEN_MASK";
631	case SVGA_REG_BLUE_MASK: return "SVGA_REG_BLUE_MASK";
632	case SVGA_REG_BYTES_PER_LINE: return "SVGA_REG_BYTES_PER_LINE";
633	case SVGA_REG_VRAM_SIZE: return "SVGA_REG_VRAM_SIZE"; /* VRAM size */
634	case SVGA_REG_FB_START: return "SVGA_REG_FB_START"; /* Frame buffer physical address. */
635	case SVGA_REG_FB_OFFSET: return "SVGA_REG_FB_OFFSET"; /* Offset of the frame buffer in VRAM */
636	case SVGA_REG_FB_SIZE: return "SVGA_REG_FB_SIZE"; /* Frame buffer size */
637	case SVGA_REG_CAPABILITIES: return "SVGA_REG_CAPABILITIES";
638	case SVGA_REG_MEM_START: return "SVGA_REG_MEM_START"; /* FIFO start */
639	case SVGA_REG_MEM_SIZE: return "SVGA_REG_MEM_SIZE"; /* FIFO size */
640	case SVGA_REG_CONFIG_DONE: return "SVGA_REG_CONFIG_DONE"; /* Set when memory area configured */
641	case SVGA_REG_SYNC: return "SVGA_REG_SYNC"; /* See "FIFO Synchronization Registers" */
642	case SVGA_REG_BUSY: return "SVGA_REG_BUSY"; /* See "FIFO Synchronization Registers" */
643	case SVGA_REG_GUEST_ID: return "SVGA_REG_GUEST_ID"; /* Set guest OS identifier */
644	case SVGA_REG_SCRATCH_SIZE: return "SVGA_REG_SCRATCH_SIZE"; /* Number of scratch registers */
645	case SVGA_REG_MEM_REGS: return "SVGA_REG_MEM_REGS"; /* Number of FIFO registers */
646	case SVGA_REG_PITCHLOCK: return "SVGA_REG_PITCHLOCK"; /* Fixed pitch for all modes */
647	case SVGA_REG_IRQMASK: return "SVGA_REG_IRQMASK"; /* Interrupt mask */
648	case SVGA_REG_GMR_ID: return "SVGA_REG_GMR_ID";
649	case SVGA_REG_GMR_DESCRIPTOR: return "SVGA_REG_GMR_DESCRIPTOR";
650	case SVGA_REG_GMR_MAX_IDS: return "SVGA_REG_GMR_MAX_IDS";
651	case SVGA_REG_GMR_MAX_DESCRIPTOR_LENGTH:return "SVGA_REG_GMR_MAX_DESCRIPTOR_LENGTH";
652	case SVGA_REG_TRACES: return "SVGA_REG_TRACES"; /* Enable trace-based updates even when FIFO is on */
653	case SVGA_REG_GMRS_MAX_PAGES: return "SVGA_REG_GMRS_MAX_PAGES"; /* Maximum number of 4KB pages for all GMRs */
654	case SVGA_REG_MEMORY_SIZE: return "SVGA_REG_MEMORY_SIZE"; /* Total dedicated device memory excluding FIFO */
655	case SVGA_REG_TOP: return "SVGA_REG_TOP"; /* Must be 1 more than the last register */
656	case SVGA_PALETTE_BASE: return "SVGA_PALETTE_BASE"; /* Base of SVGA color map */
657	case SVGA_REG_CURSOR_ID: return "SVGA_REG_CURSOR_ID";
658	case SVGA_REG_CURSOR_X: return "SVGA_REG_CURSOR_X";
659	case SVGA_REG_CURSOR_Y: return "SVGA_REG_CURSOR_Y";
660	case SVGA_REG_CURSOR_ON: return "SVGA_REG_CURSOR_ON";
661	case SVGA_REG_NUM_GUEST_DISPLAYS: return "SVGA_REG_NUM_GUEST_DISPLAYS"; /* Number of guest displays in X/Y direction */
662	case SVGA_REG_DISPLAY_ID: return "SVGA_REG_DISPLAY_ID"; /* Display ID for the following display attributes */
663	case SVGA_REG_DISPLAY_IS_PRIMARY: return "SVGA_REG_DISPLAY_IS_PRIMARY"; /* Whether this is a primary display */
664	case SVGA_REG_DISPLAY_POSITION_X: return "SVGA_REG_DISPLAY_POSITION_X"; /* The display position x */
665	case SVGA_REG_DISPLAY_POSITION_Y: return "SVGA_REG_DISPLAY_POSITION_Y"; /* The display position y */
666	case SVGA_REG_DISPLAY_WIDTH: return "SVGA_REG_DISPLAY_WIDTH"; /* The display's width */
667	case SVGA_REG_DISPLAY_HEIGHT: return "SVGA_REG_DISPLAY_HEIGHT"; /* The display's height */
668	case SVGA_REG_NUM_DISPLAYS: return "SVGA_REG_NUM_DISPLAYS"; /* (Deprecated) */
669
670	default:
671	if (idxReg - (uint32_t)SVGA_SCRATCH_BASE < pThis->svga.cScratchRegion)
672	return "SVGA_SCRATCH_BASE reg";
673	if (idxReg - (uint32_t)SVGA_PALETTE_BASE < (uint32_t)SVGA_NUM_PALETTE_REGS)
674	return "SVGA_PALETTE_BASE reg";
675	return "UNKNOWN";
676	}
677	}
678
679	#ifdef IN_RING3
680	/**
681	* FIFO command name lookup
682	*
683	* @returns FIFO command string or "UNKNOWN"
684	* @param u32Cmd FIFO command
685	*/
686	static const char *vmsvgaR3FifoCmdToString(uint32_t u32Cmd)
687	{
688	switch (u32Cmd)
689	{
690	case SVGA_CMD_INVALID_CMD: return "SVGA_CMD_INVALID_CMD";
691	case SVGA_CMD_UPDATE: return "SVGA_CMD_UPDATE";
692	case SVGA_CMD_RECT_COPY: return "SVGA_CMD_RECT_COPY";
693	case SVGA_CMD_RECT_ROP_COPY: return "SVGA_CMD_RECT_ROP_COPY";
694	case SVGA_CMD_DEFINE_CURSOR: return "SVGA_CMD_DEFINE_CURSOR";
695	case SVGA_CMD_DISPLAY_CURSOR: return "SVGA_CMD_DISPLAY_CURSOR";
696	case SVGA_CMD_MOVE_CURSOR: return "SVGA_CMD_MOVE_CURSOR";
697	case SVGA_CMD_DEFINE_ALPHA_CURSOR: return "SVGA_CMD_DEFINE_ALPHA_CURSOR";
698	case SVGA_CMD_UPDATE_VERBOSE: return "SVGA_CMD_UPDATE_VERBOSE";
699	case SVGA_CMD_FRONT_ROP_FILL: return "SVGA_CMD_FRONT_ROP_FILL";
700	case SVGA_CMD_FENCE: return "SVGA_CMD_FENCE";
701	case SVGA_CMD_ESCAPE: return "SVGA_CMD_ESCAPE";
702	case SVGA_CMD_DEFINE_SCREEN: return "SVGA_CMD_DEFINE_SCREEN";
703	case SVGA_CMD_DESTROY_SCREEN: return "SVGA_CMD_DESTROY_SCREEN";
704	case SVGA_CMD_DEFINE_GMRFB: return "SVGA_CMD_DEFINE_GMRFB";
705	case SVGA_CMD_BLIT_GMRFB_TO_SCREEN: return "SVGA_CMD_BLIT_GMRFB_TO_SCREEN";
706	case SVGA_CMD_BLIT_SCREEN_TO_GMRFB: return "SVGA_CMD_BLIT_SCREEN_TO_GMRFB";
707	case SVGA_CMD_ANNOTATION_FILL: return "SVGA_CMD_ANNOTATION_FILL";
708	case SVGA_CMD_ANNOTATION_COPY: return "SVGA_CMD_ANNOTATION_COPY";
709	case SVGA_CMD_DEFINE_GMR2: return "SVGA_CMD_DEFINE_GMR2";
710	case SVGA_CMD_REMAP_GMR2: return "SVGA_CMD_REMAP_GMR2";
711	case SVGA_3D_CMD_SURFACE_DEFINE: return "SVGA_3D_CMD_SURFACE_DEFINE";
712	case SVGA_3D_CMD_SURFACE_DESTROY: return "SVGA_3D_CMD_SURFACE_DESTROY";
713	case SVGA_3D_CMD_SURFACE_COPY: return "SVGA_3D_CMD_SURFACE_COPY";
714	case SVGA_3D_CMD_SURFACE_STRETCHBLT: return "SVGA_3D_CMD_SURFACE_STRETCHBLT";
715	case SVGA_3D_CMD_SURFACE_DMA: return "SVGA_3D_CMD_SURFACE_DMA";
716	case SVGA_3D_CMD_CONTEXT_DEFINE: return "SVGA_3D_CMD_CONTEXT_DEFINE";
717	case SVGA_3D_CMD_CONTEXT_DESTROY: return "SVGA_3D_CMD_CONTEXT_DESTROY";
718	case SVGA_3D_CMD_SETTRANSFORM: return "SVGA_3D_CMD_SETTRANSFORM";
719	case SVGA_3D_CMD_SETZRANGE: return "SVGA_3D_CMD_SETZRANGE";
720	case SVGA_3D_CMD_SETRENDERSTATE: return "SVGA_3D_CMD_SETRENDERSTATE";
721	case SVGA_3D_CMD_SETRENDERTARGET: return "SVGA_3D_CMD_SETRENDERTARGET";
722	case SVGA_3D_CMD_SETTEXTURESTATE: return "SVGA_3D_CMD_SETTEXTURESTATE";
723	case SVGA_3D_CMD_SETMATERIAL: return "SVGA_3D_CMD_SETMATERIAL";
724	case SVGA_3D_CMD_SETLIGHTDATA: return "SVGA_3D_CMD_SETLIGHTDATA";
725	case SVGA_3D_CMD_SETLIGHTENABLED: return "SVGA_3D_CMD_SETLIGHTENABLED";
726	case SVGA_3D_CMD_SETVIEWPORT: return "SVGA_3D_CMD_SETVIEWPORT";
727	case SVGA_3D_CMD_SETCLIPPLANE: return "SVGA_3D_CMD_SETCLIPPLANE";
728	case SVGA_3D_CMD_CLEAR: return "SVGA_3D_CMD_CLEAR";
729	case SVGA_3D_CMD_PRESENT: return "SVGA_3D_CMD_PRESENT";
730	case SVGA_3D_CMD_SHADER_DEFINE: return "SVGA_3D_CMD_SHADER_DEFINE";
731	case SVGA_3D_CMD_SHADER_DESTROY: return "SVGA_3D_CMD_SHADER_DESTROY";
732	case SVGA_3D_CMD_SET_SHADER: return "SVGA_3D_CMD_SET_SHADER";
733	case SVGA_3D_CMD_SET_SHADER_CONST: return "SVGA_3D_CMD_SET_SHADER_CONST";
734	case SVGA_3D_CMD_DRAW_PRIMITIVES: return "SVGA_3D_CMD_DRAW_PRIMITIVES";
735	case SVGA_3D_CMD_SETSCISSORRECT: return "SVGA_3D_CMD_SETSCISSORRECT";
736	case SVGA_3D_CMD_BEGIN_QUERY: return "SVGA_3D_CMD_BEGIN_QUERY";
737	case SVGA_3D_CMD_END_QUERY: return "SVGA_3D_CMD_END_QUERY";
738	case SVGA_3D_CMD_WAIT_FOR_QUERY: return "SVGA_3D_CMD_WAIT_FOR_QUERY";
739	case SVGA_3D_CMD_PRESENT_READBACK: return "SVGA_3D_CMD_PRESENT_READBACK";
740	case SVGA_3D_CMD_BLIT_SURFACE_TO_SCREEN:return "SVGA_3D_CMD_BLIT_SURFACE_TO_SCREEN";
741	case SVGA_3D_CMD_SURFACE_DEFINE_V2: return "SVGA_3D_CMD_SURFACE_DEFINE_V2";
742	case SVGA_3D_CMD_GENERATE_MIPMAPS: return "SVGA_3D_CMD_GENERATE_MIPMAPS";
743	case SVGA_3D_CMD_ACTIVATE_SURFACE: return "SVGA_3D_CMD_ACTIVATE_SURFACE";
744	case SVGA_3D_CMD_DEACTIVATE_SURFACE: return "SVGA_3D_CMD_DEACTIVATE_SURFACE";
745	default: return "UNKNOWN";
746	}
747	}
748	# endif /* IN_RING3 */
749
750	#endif /* LOG_ENABLED */
751	#ifdef IN_RING3
752
753	/**
754	* @interface_method_impl{PDMIDISPLAYPORT,pfnSetViewport}
755	*/
756	DECLCALLBACK(void) vmsvgaR3PortSetViewport(PPDMIDISPLAYPORT pInterface, uint32_t idScreen, uint32_t x, uint32_t y, uint32_t cx, uint32_t cy)
757	{
758	PVGASTATECC pThisCC = RT_FROM_MEMBER(pInterface, VGASTATECC, IPort);
759	PVGASTATE pThis = PDMDEVINS_2_DATA(pThisCC->pDevIns, PVGASTATE);
760
761	Log(("vmsvgaPortSetViewPort: screen %d (%d,%d)(%d,%d)\n", idScreen, x, y, cx, cy));
762	VMSVGAVIEWPORT const OldViewport = pThis->svga.viewport;
763
764	/** @todo Test how it interacts with multiple screen objects. */
765	VMSVGASCREENOBJECT *pScreen = vmsvgaR3GetScreenObject(pThisCC, idScreen);
766	uint32_t const uWidth = pScreen ? pScreen->cWidth : 0;
767	uint32_t const uHeight = pScreen ? pScreen->cHeight : 0;
768
769	if (x < uWidth)
770	{
771	pThis->svga.viewport.x = x;
772	pThis->svga.viewport.cx = RT_MIN(cx, uWidth - x);
773	pThis->svga.viewport.xRight = x + pThis->svga.viewport.cx;
774	}
775	else
776	{
777	pThis->svga.viewport.x = uWidth;
778	pThis->svga.viewport.cx = 0;
779	pThis->svga.viewport.xRight = uWidth;
780	}
781	if (y < uHeight)
782	{
783	pThis->svga.viewport.y = y;
784	pThis->svga.viewport.cy = RT_MIN(cy, uHeight - y);
785	pThis->svga.viewport.yLowWC = uHeight - y - pThis->svga.viewport.cy;
786	pThis->svga.viewport.yHighWC = uHeight - y;
787	}
788	else
789	{
790	pThis->svga.viewport.y = uHeight;
791	pThis->svga.viewport.cy = 0;
792	pThis->svga.viewport.yLowWC = 0;
793	pThis->svga.viewport.yHighWC = 0;
794	}
795
796	# ifdef VBOX_WITH_VMSVGA3D
797	/*
798	* Now inform the 3D backend.
799	*/
800	if (pThis->svga.f3DEnabled)
801	vmsvga3dUpdateHostScreenViewport(pThisCC, idScreen, &OldViewport);
802	# else
803	RT_NOREF(OldViewport);
804	# endif
805	}
806
807
808	/**
809	* Updating screen information in API
810	*
811	* @param pThis The The shared VGA/VMSVGA instance data.
812	* @param pThisCC The VGA/VMSVGA state for ring-3.
813	*/
814	void vmsvgaR3VBVAResize(PVGASTATE pThis, PVGASTATECC pThisCC)
815	{
816	int rc;
817
818	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
819
820	for (unsigned iScreen = 0; iScreen < RT_ELEMENTS(pSVGAState->aScreens); ++iScreen)
821	{
822	VMSVGASCREENOBJECT *pScreen = &pSVGAState->aScreens[iScreen];
823	if (!pScreen->fModified)
824	continue;
825
826	pScreen->fModified = false;
827
828	VBVAINFOVIEW view;
829	RT_ZERO(view);
830	view.u32ViewIndex = pScreen->idScreen;
831	// view.u32ViewOffset = 0;
832	view.u32ViewSize = pThis->vram_size;
833	view.u32MaxScreenSize = pThis->vram_size;
834
835	VBVAINFOSCREEN screen;
836	RT_ZERO(screen);
837	screen.u32ViewIndex = pScreen->idScreen;
838
839	if (pScreen->fDefined)
840	{
841	if ( pScreen->cWidth == VMSVGA_VAL_UNINITIALIZED
842	\|\| pScreen->cHeight == VMSVGA_VAL_UNINITIALIZED
843	\|\| pScreen->cBpp == VMSVGA_VAL_UNINITIALIZED)
844	{
845	Assert(pThis->svga.fGFBRegisters);
846	continue;
847	}
848
849	screen.i32OriginX = pScreen->xOrigin;
850	screen.i32OriginY = pScreen->yOrigin;
851	screen.u32StartOffset = pScreen->offVRAM;
852	screen.u32LineSize = pScreen->cbPitch;
853	screen.u32Width = pScreen->cWidth;
854	screen.u32Height = pScreen->cHeight;
855	screen.u16BitsPerPixel = pScreen->cBpp;
856	if (!(pScreen->fuScreen & SVGA_SCREEN_DEACTIVATE))
857	screen.u16Flags = VBVA_SCREEN_F_ACTIVE;
858	if (pScreen->fuScreen & SVGA_SCREEN_BLANKING)
859	screen.u16Flags \|= VBVA_SCREEN_F_BLANK2;
860	}
861	else
862	{
863	/* Screen is destroyed. */
864	screen.u16Flags = VBVA_SCREEN_F_DISABLED;
865	}
866
867	rc = pThisCC->pDrv->pfnVBVAResize(pThisCC->pDrv, &view, &screen, pThisCC->pbVRam, /fResetInputMapping=/ true);
868	AssertRC(rc);
869	}
870	}
871
872
873	/**
874	* @interface_method_impl{PDMIDISPLAYPORT,pfnReportMonitorPositions}
875	*
876	* Used to update screen offsets (positions) since appearently vmwgfx fails to
877	* pass correct offsets thru FIFO.
878	*/
879	DECLCALLBACK(void) vmsvgaR3PortReportMonitorPositions(PPDMIDISPLAYPORT pInterface, uint32_t cPositions, PCRTPOINT paPositions)
880	{
881	PVGASTATECC pThisCC = RT_FROM_MEMBER(pInterface, VGASTATECC, IPort);
882	PVGASTATE pThis = PDMDEVINS_2_DATA(pThisCC->pDevIns, PVGASTATE);
883	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
884
885	AssertReturnVoid(pSVGAState);
886
887	/* We assume cPositions is the # of outputs Xserver reports and paPositions is (-1, -1) for disabled monitors. */
888	cPositions = RT_MIN(cPositions, RT_ELEMENTS(pSVGAState->aScreens));
889	for (uint32_t i = 0; i < cPositions; ++i)
890	{
891	if ( pSVGAState->aScreens[i].xOrigin == paPositions[i].x
892	&& pSVGAState->aScreens[i].yOrigin == paPositions[i].y)
893	continue;
894
895	if (pSVGAState->aScreens[i].xOrigin == -1)
896	continue;
897	if (pSVGAState->aScreens[i].yOrigin == -1)
898	continue;
899
900	pSVGAState->aScreens[i].xOrigin = paPositions[i].x;
901	pSVGAState->aScreens[i].yOrigin = paPositions[i].y;
902	pSVGAState->aScreens[i].fModified = true;
903	}
904
905	vmsvgaR3VBVAResize(pThis, pThisCC);
906	}
907
908	#endif /* IN_RING3 */
909
910	/**
911	* Read port register
912	*
913	* @returns VBox status code.
914	* @param pDevIns The device instance.
915	* @param pThis The shared VGA/VMSVGA state.
916	* @param pu32 Where to store the read value
917	*/
918	static int vmsvgaReadPort(PPDMDEVINS pDevIns, PVGASTATE pThis, uint32_t *pu32)
919	{
920	#ifdef IN_RING3
921	PVGASTATER3 pThisCC = PDMDEVINS_2_DATA_CC(pDevIns, PVGASTATECC);
922	#endif
923	int rc = VINF_SUCCESS;
924	*pu32 = 0;
925
926	/* Rough index register validation. */
927	uint32_t idxReg = pThis->svga.u32IndexReg;
928	#if !defined(IN_RING3) && defined(VBOX_STRICT)
929	ASSERT_GUEST_MSG_RETURN(idxReg < SVGA_SCRATCH_BASE + pThis->svga.cScratchRegion, ("idxReg=%#x\n", idxReg),
930	VINF_IOM_R3_IOPORT_READ);
931	#else
932	ASSERT_GUEST_MSG_STMT_RETURN(idxReg < SVGA_SCRATCH_BASE + pThis->svga.cScratchRegion, ("idxReg=%#x\n", idxReg),
933	STAM_REL_COUNTER_INC(&pThis->svga.StatRegUnknownRd),
934	VINF_SUCCESS);
935	#endif
936	RT_UNTRUSTED_VALIDATED_FENCE();
937
938	/* We must adjust the register number if we're in SVGA_ID_0 mode because the PALETTE range moved. */
939	if ( idxReg >= SVGA_REG_CAPABILITIES
940	&& pThis->svga.u32SVGAId == SVGA_ID_0)
941	{
942	idxReg += SVGA_PALETTE_BASE - SVGA_REG_CAPABILITIES;
943	Log(("vmsvgaWritePort: SVGA_ID_0 reg adj %#x -> %#x\n", pThis->svga.u32IndexReg, idxReg));
944	}
945
946	switch (idxReg)
947	{
948	case SVGA_REG_ID:
949	STAM_REL_COUNTER_INC(&pThis->svga.StatRegIdRd);
950	*pu32 = pThis->svga.u32SVGAId;
951	break;
952
953	case SVGA_REG_ENABLE:
954	STAM_REL_COUNTER_INC(&pThis->svga.StatRegEnableRd);
955	*pu32 = pThis->svga.fEnabled;
956	break;
957
958	case SVGA_REG_WIDTH:
959	{
960	STAM_REL_COUNTER_INC(&pThis->svga.StatRegWidthRd);
961	if ( pThis->svga.fEnabled
962	&& pThis->svga.uWidth != VMSVGA_VAL_UNINITIALIZED)
963	*pu32 = pThis->svga.uWidth;
964	else
965	{
966	#ifndef IN_RING3
967	rc = VINF_IOM_R3_IOPORT_READ;
968	#else
969	*pu32 = pThisCC->pDrv->cx;
970	#endif
971	}
972	break;
973	}
974
975	case SVGA_REG_HEIGHT:
976	{
977	STAM_REL_COUNTER_INC(&pThis->svga.StatRegHeightRd);
978	if ( pThis->svga.fEnabled
979	&& pThis->svga.uHeight != VMSVGA_VAL_UNINITIALIZED)
980	*pu32 = pThis->svga.uHeight;
981	else
982	{
983	#ifndef IN_RING3
984	rc = VINF_IOM_R3_IOPORT_READ;
985	#else
986	*pu32 = pThisCC->pDrv->cy;
987	#endif
988	}
989	break;
990	}
991
992	case SVGA_REG_MAX_WIDTH:
993	STAM_REL_COUNTER_INC(&pThis->svga.StatRegMaxWidthRd);
994	*pu32 = pThis->svga.u32MaxWidth;
995	break;
996
997	case SVGA_REG_MAX_HEIGHT:
998	STAM_REL_COUNTER_INC(&pThis->svga.StatRegMaxHeightRd);
999	*pu32 = pThis->svga.u32MaxHeight;
1000	break;
1001
1002	case SVGA_REG_DEPTH:
1003	/* This returns the color depth of the current mode. */
1004	STAM_REL_COUNTER_INC(&pThis->svga.StatRegDepthRd);
1005	switch (pThis->svga.uBpp)
1006	{
1007	case 15:
1008	case 16:
1009	case 24:
1010	*pu32 = pThis->svga.uBpp;
1011	break;
1012
1013	default:
1014	case 32:
1015	pu32 = 24; / The upper 8 bits are either alpha bits or not used. */
1016	break;
1017	}
1018	break;
1019
1020	case SVGA_REG_HOST_BITS_PER_PIXEL: /* (Deprecated) */
1021	STAM_REL_COUNTER_INC(&pThis->svga.StatRegHostBitsPerPixelRd);
1022	*pu32 = pThis->svga.uHostBpp;
1023	break;
1024
1025	case SVGA_REG_BITS_PER_PIXEL: /* Current bpp in the guest */
1026	STAM_REL_COUNTER_INC(&pThis->svga.StatRegBitsPerPixelRd);
1027	*pu32 = pThis->svga.uBpp;
1028	break;
1029
1030	case SVGA_REG_PSEUDOCOLOR:
1031	STAM_REL_COUNTER_INC(&pThis->svga.StatRegPsuedoColorRd);
1032	pu32 = pThis->svga.uBpp == 8; / See section 6 "Pseudocolor" in svga_interface.txt. */
1033	break;
1034
1035	case SVGA_REG_RED_MASK:
1036	case SVGA_REG_GREEN_MASK:
1037	case SVGA_REG_BLUE_MASK:
1038	{
1039	uint32_t uBpp;
1040
1041	if (pThis->svga.fEnabled)
1042	uBpp = pThis->svga.uBpp;
1043	else
1044	uBpp = pThis->svga.uHostBpp;
1045
1046	uint32_t u32RedMask, u32GreenMask, u32BlueMask;
1047	switch (uBpp)
1048	{
1049	case 8:
1050	u32RedMask = 0x07;
1051	u32GreenMask = 0x38;
1052	u32BlueMask = 0xc0;
1053	break;
1054
1055	case 15:
1056	u32RedMask = 0x0000001f;
1057	u32GreenMask = 0x000003e0;
1058	u32BlueMask = 0x00007c00;
1059	break;
1060
1061	case 16:
1062	u32RedMask = 0x0000001f;
1063	u32GreenMask = 0x000007e0;
1064	u32BlueMask = 0x0000f800;
1065	break;
1066
1067	case 24:
1068	case 32:
1069	default:
1070	u32RedMask = 0x00ff0000;
1071	u32GreenMask = 0x0000ff00;
1072	u32BlueMask = 0x000000ff;
1073	break;
1074	}
1075	switch (idxReg)
1076	{
1077	case SVGA_REG_RED_MASK:
1078	STAM_REL_COUNTER_INC(&pThis->svga.StatRegRedMaskRd);
1079	*pu32 = u32RedMask;
1080	break;
1081
1082	case SVGA_REG_GREEN_MASK:
1083	STAM_REL_COUNTER_INC(&pThis->svga.StatRegGreenMaskRd);
1084	*pu32 = u32GreenMask;
1085	break;
1086
1087	case SVGA_REG_BLUE_MASK:
1088	STAM_REL_COUNTER_INC(&pThis->svga.StatRegBlueMaskRd);
1089	*pu32 = u32BlueMask;
1090	break;
1091	}
1092	break;
1093	}
1094
1095	case SVGA_REG_BYTES_PER_LINE:
1096	{
1097	STAM_REL_COUNTER_INC(&pThis->svga.StatRegBytesPerLineRd);
1098	if ( pThis->svga.fEnabled
1099	&& pThis->svga.cbScanline)
1100	*pu32 = pThis->svga.cbScanline;
1101	else
1102	{
1103	#ifndef IN_RING3
1104	rc = VINF_IOM_R3_IOPORT_READ;
1105	#else
1106	*pu32 = pThisCC->pDrv->cbScanline;
1107	#endif
1108	}
1109	break;
1110	}
1111
1112	case SVGA_REG_VRAM_SIZE: /* VRAM size */
1113	STAM_REL_COUNTER_INC(&pThis->svga.StatRegVramSizeRd);
1114	*pu32 = pThis->vram_size;
1115	break;
1116
1117	case SVGA_REG_FB_START: /* Frame buffer physical address. */
1118	STAM_REL_COUNTER_INC(&pThis->svga.StatRegFbStartRd);
1119	Assert(pThis->GCPhysVRAM <= 0xffffffff);
1120	*pu32 = pThis->GCPhysVRAM;
1121	break;
1122
1123	case SVGA_REG_FB_OFFSET: /* Offset of the frame buffer in VRAM */
1124	STAM_REL_COUNTER_INC(&pThis->svga.StatRegFbOffsetRd);
1125	/* Always zero in our case. */
1126	*pu32 = 0;
1127	break;
1128
1129	case SVGA_REG_FB_SIZE: /* Frame buffer size */
1130	{
1131	#ifndef IN_RING3
1132	rc = VINF_IOM_R3_IOPORT_READ;
1133	#else
1134	STAM_REL_COUNTER_INC(&pThis->svga.StatRegFbSizeRd);
1135
1136	/* VMWare testcases want at least 4 MB in case the hardware is disabled. */
1137	if ( pThis->svga.fEnabled
1138	&& pThis->svga.uHeight != VMSVGA_VAL_UNINITIALIZED)
1139	{
1140	/* Hardware enabled; return real framebuffer size .*/
1141	pu32 = (uint32_t)pThis->svga.uHeight pThis->svga.cbScanline;
1142	}
1143	else
1144	pu32 = RT_MAX(0x100000, (uint32_t)pThisCC->pDrv->cy pThisCC->pDrv->cbScanline);
1145
1146	pu32 = RT_MIN(pThis->vram_size, pu32);
1147	Log(("h=%d w=%d bpp=%d\n", pThisCC->pDrv->cy, pThisCC->pDrv->cx, pThisCC->pDrv->cBits));
1148	#endif
1149	break;
1150	}
1151
1152	case SVGA_REG_CAPABILITIES:
1153	STAM_REL_COUNTER_INC(&pThis->svga.StatRegCapabilitesRd);
1154	*pu32 = pThis->svga.u32RegCaps;
1155	break;
1156
1157	case SVGA_REG_MEM_START: /* FIFO start */
1158	STAM_REL_COUNTER_INC(&pThis->svga.StatRegMemStartRd);
1159	Assert(pThis->svga.GCPhysFIFO <= 0xffffffff);
1160	*pu32 = pThis->svga.GCPhysFIFO;
1161	break;
1162
1163	case SVGA_REG_MEM_SIZE: /* FIFO size */
1164	STAM_REL_COUNTER_INC(&pThis->svga.StatRegMemSizeRd);
1165	*pu32 = pThis->svga.cbFIFO;
1166	break;
1167
1168	case SVGA_REG_CONFIG_DONE: /* Set when memory area configured */
1169	STAM_REL_COUNTER_INC(&pThis->svga.StatRegConfigDoneRd);
1170	*pu32 = pThis->svga.fConfigured;
1171	break;
1172
1173	case SVGA_REG_SYNC: /* See "FIFO Synchronization Registers" */
1174	STAM_REL_COUNTER_INC(&pThis->svga.StatRegSyncRd);
1175	*pu32 = 0;
1176	break;
1177
1178	case SVGA_REG_BUSY: /* See "FIFO Synchronization Registers" */
1179	STAM_REL_COUNTER_INC(&pThis->svga.StatRegBusyRd);
1180	if (pThis->svga.fBusy)
1181	{
1182	#ifndef IN_RING3
1183	/* Go to ring-3 and halt the CPU. */
1184	rc = VINF_IOM_R3_IOPORT_READ;
1185	RT_NOREF(pDevIns);
1186	break;
1187	#else
1188	# if defined(VMSVGA_USE_EMT_HALT_CODE)
1189	/* The guest is basically doing a HLT via the device here, but with
1190	a special wake up condition on FIFO completion. */
1191	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
1192	STAM_REL_PROFILE_START(&pSVGAState->StatBusyDelayEmts, EmtDelay);
1193	PVM pVM = PDMDevHlpGetVM(pDevIns);
1194	VMCPUID idCpu = PDMDevHlpGetCurrentCpuId(pDevIns);
1195	VMCPUSET_ATOMIC_ADD(&pSVGAState->BusyDelayedEmts, idCpu);
1196	ASMAtomicIncU32(&pSVGAState->cBusyDelayedEmts);
1197	if (pThis->svga.fBusy)
1198	{
1199	PDMDevHlpCritSectLeave(pDevIns, &pThis->CritSect); /* hack around lock order issue. */
1200	rc = VMR3WaitForDeviceReady(pVM, idCpu);
1201	PDMDevHlpCritSectEnter(pDevIns, &pThis->CritSect, VERR_IGNORED);
1202	}
1203	ASMAtomicDecU32(&pSVGAState->cBusyDelayedEmts);
1204	VMCPUSET_ATOMIC_DEL(&pSVGAState->BusyDelayedEmts, idCpu);
1205	# else
1206
1207	/* Delay the EMT a bit so the FIFO and others can get some work done.
1208	This used to be a crude 50 ms sleep. The current code tries to be
1209	more efficient, but the consept is still very crude. */
1210	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
1211	STAM_REL_PROFILE_START(&pSVGAState->StatBusyDelayEmts, EmtDelay);
1212	RTThreadYield();
1213	if (pThis->svga.fBusy)
1214	{
1215	uint32_t cRefs = ASMAtomicIncU32(&pSVGAState->cBusyDelayedEmts);
1216
1217	if (pThis->svga.fBusy && cRefs == 1)
1218	RTSemEventMultiReset(pSVGAState->hBusyDelayedEmts);
1219	if (pThis->svga.fBusy)
1220	{
1221	/** @todo If this code is going to stay, we need to call into the halt/wait
1222	* code in VMEmt.cpp here, otherwise all kind of EMT interaction will
1223	* suffer when the guest is polling on a busy FIFO. */
1224	uint64_t cNsMaxWait = TMVirtualSyncGetNsToDeadline(PDMDevHlpGetVM(pDevIns));
1225	if (cNsMaxWait >= RT_NS_100US)
1226	RTSemEventMultiWaitEx(pSVGAState->hBusyDelayedEmts,
1227	RTSEMWAIT_FLAGS_NANOSECS \| RTSEMWAIT_FLAGS_RELATIVE \| RTSEMWAIT_FLAGS_NORESUME,
1228	RT_MIN(cNsMaxWait, RT_NS_10MS));
1229	}
1230
1231	ASMAtomicDecU32(&pSVGAState->cBusyDelayedEmts);
1232	}
1233	STAM_REL_PROFILE_STOP(&pSVGAState->StatBusyDelayEmts, EmtDelay);
1234	# endif
1235	*pu32 = pThis->svga.fBusy != 0;
1236	#endif
1237	}
1238	else
1239	*pu32 = false;
1240	break;
1241
1242	case SVGA_REG_GUEST_ID: /* Set guest OS identifier */
1243	STAM_REL_COUNTER_INC(&pThis->svga.StatRegGuestIdRd);
1244	*pu32 = pThis->svga.u32GuestId;
1245	break;
1246
1247	case SVGA_REG_SCRATCH_SIZE: /* Number of scratch registers */
1248	STAM_REL_COUNTER_INC(&pThis->svga.StatRegScratchSizeRd);
1249	*pu32 = pThis->svga.cScratchRegion;
1250	break;
1251
1252	case SVGA_REG_MEM_REGS: /* Number of FIFO registers */
1253	STAM_REL_COUNTER_INC(&pThis->svga.StatRegMemRegsRd);
1254	*pu32 = SVGA_FIFO_NUM_REGS;
1255	break;
1256
1257	case SVGA_REG_PITCHLOCK: /* Fixed pitch for all modes */
1258	STAM_REL_COUNTER_INC(&pThis->svga.StatRegPitchLockRd);
1259	*pu32 = pThis->svga.u32PitchLock;
1260	break;
1261
1262	case SVGA_REG_IRQMASK: /* Interrupt mask */
1263	STAM_REL_COUNTER_INC(&pThis->svga.StatRegIrqMaskRd);
1264	*pu32 = pThis->svga.u32IrqMask;
1265	break;
1266
1267	/* See "Guest memory regions" below. */
1268	case SVGA_REG_GMR_ID:
1269	STAM_REL_COUNTER_INC(&pThis->svga.StatRegGmrIdRd);
1270	*pu32 = pThis->svga.u32CurrentGMRId;
1271	break;
1272
1273	case SVGA_REG_GMR_DESCRIPTOR:
1274	STAM_REL_COUNTER_INC(&pThis->svga.StatRegWriteOnlyRd);
1275	/* Write only */
1276	*pu32 = 0;
1277	break;
1278
1279	case SVGA_REG_GMR_MAX_IDS:
1280	STAM_REL_COUNTER_INC(&pThis->svga.StatRegGmrMaxIdsRd);
1281	*pu32 = pThis->svga.cGMR;
1282	break;
1283
1284	case SVGA_REG_GMR_MAX_DESCRIPTOR_LENGTH:
1285	STAM_REL_COUNTER_INC(&pThis->svga.StatRegGmrMaxDescriptorLengthRd);
1286	*pu32 = VMSVGA_MAX_GMR_PAGES;
1287	break;
1288
1289	case SVGA_REG_TRACES: /* Enable trace-based updates even when FIFO is on */
1290	STAM_REL_COUNTER_INC(&pThis->svga.StatRegTracesRd);
1291	*pu32 = pThis->svga.fTraces;
1292	break;
1293
1294	case SVGA_REG_GMRS_MAX_PAGES: /* Maximum number of 4KB pages for all GMRs */
1295	STAM_REL_COUNTER_INC(&pThis->svga.StatRegGmrsMaxPagesRd);
1296	*pu32 = VMSVGA_MAX_GMR_PAGES;
1297	break;
1298
1299	case SVGA_REG_MEMORY_SIZE: /* Total dedicated device memory excluding FIFO */
1300	STAM_REL_COUNTER_INC(&pThis->svga.StatRegMemorySizeRd);
1301	*pu32 = VMSVGA_SURFACE_SIZE;
1302	break;
1303
1304	case SVGA_REG_TOP: /* Must be 1 more than the last register */
1305	STAM_REL_COUNTER_INC(&pThis->svga.StatRegTopRd);
1306	break;
1307
1308	/* Mouse cursor support. */
1309	case SVGA_REG_CURSOR_ID:
1310	STAM_REL_COUNTER_INC(&pThis->svga.StatRegCursorIdRd);
1311	*pu32 = pThis->svga.uCursorID;
1312	break;
1313
1314	case SVGA_REG_CURSOR_X:
1315	STAM_REL_COUNTER_INC(&pThis->svga.StatRegCursorXRd);
1316	*pu32 = pThis->svga.uCursorX;
1317	break;
1318
1319	case SVGA_REG_CURSOR_Y:
1320	STAM_REL_COUNTER_INC(&pThis->svga.StatRegCursorYRd);
1321	*pu32 = pThis->svga.uCursorY;
1322	break;
1323
1324	case SVGA_REG_CURSOR_ON:
1325	STAM_REL_COUNTER_INC(&pThis->svga.StatRegCursorOnRd);
1326	*pu32 = pThis->svga.uCursorOn;
1327	break;
1328
1329	/* Legacy multi-monitor support */
1330	case SVGA_REG_NUM_GUEST_DISPLAYS:/* Number of guest displays in X/Y direction */
1331	STAM_REL_COUNTER_INC(&pThis->svga.StatRegNumGuestDisplaysRd);
1332	*pu32 = 1;
1333	break;
1334
1335	case SVGA_REG_DISPLAY_ID: /* Display ID for the following display attributes */
1336	STAM_REL_COUNTER_INC(&pThis->svga.StatRegDisplayIdRd);
1337	*pu32 = 0;
1338	break;
1339
1340	case SVGA_REG_DISPLAY_IS_PRIMARY:/* Whether this is a primary display */
1341	STAM_REL_COUNTER_INC(&pThis->svga.StatRegDisplayIsPrimaryRd);
1342	*pu32 = 0;
1343	break;
1344
1345	case SVGA_REG_DISPLAY_POSITION_X:/* The display position x */
1346	STAM_REL_COUNTER_INC(&pThis->svga.StatRegDisplayPositionXRd);
1347	*pu32 = 0;
1348	break;
1349
1350	case SVGA_REG_DISPLAY_POSITION_Y:/* The display position y */
1351	STAM_REL_COUNTER_INC(&pThis->svga.StatRegDisplayPositionYRd);
1352	*pu32 = 0;
1353	break;
1354
1355	case SVGA_REG_DISPLAY_WIDTH: /* The display's width */
1356	STAM_REL_COUNTER_INC(&pThis->svga.StatRegDisplayWidthRd);
1357	*pu32 = pThis->svga.uWidth;
1358	break;
1359
1360	case SVGA_REG_DISPLAY_HEIGHT: /* The display's height */
1361	STAM_REL_COUNTER_INC(&pThis->svga.StatRegDisplayHeightRd);
1362	*pu32 = pThis->svga.uHeight;
1363	break;
1364
1365	case SVGA_REG_NUM_DISPLAYS: /* (Deprecated) */
1366	STAM_REL_COUNTER_INC(&pThis->svga.StatRegNumDisplaysRd);
1367	/* We must return something sensible here otherwise the Linux driver
1368	will take a legacy code path without 3d support. This number also
1369	limits how many screens Linux guests will allow. */
1370	*pu32 = pThis->cMonitors;
1371	break;
1372
1373	default:
1374	{
1375	uint32_t offReg;
1376	if ((offReg = idxReg - SVGA_SCRATCH_BASE) < pThis->svga.cScratchRegion)
1377	{
1378	RT_UNTRUSTED_VALIDATED_FENCE();
1379	*pu32 = pThis->svga.au32ScratchRegion[offReg];
1380	STAM_REL_COUNTER_INC(&pThis->svga.StatRegScratchRd);
1381	}
1382	else if ((offReg = idxReg - SVGA_PALETTE_BASE) < (uint32_t)SVGA_NUM_PALETTE_REGS)
1383	{
1384	/* Note! Using last_palette rather than palette here to preserve the VGA one. */
1385	STAM_REL_COUNTER_INC(&pThis->svga.StatRegPaletteRd);
1386	RT_UNTRUSTED_VALIDATED_FENCE();
1387	uint32_t u32 = pThis->last_palette[offReg / 3];
1388	switch (offReg % 3)
1389	{
1390	case 0: pu32 = (u32 >> 16) & 0xff; break; / red */
1391	case 1: pu32 = (u32 >> 8) & 0xff; break; / green */
1392	case 2: pu32 = u32 & 0xff; break; / blue */
1393	}
1394	}
1395	else
1396	{
1397	#if !defined(IN_RING3) && defined(VBOX_STRICT)
1398	rc = VINF_IOM_R3_IOPORT_READ;
1399	#else
1400	STAM_REL_COUNTER_INC(&pThis->svga.StatRegUnknownRd);
1401
1402	/* Do not assert. The guest might be reading all registers. */
1403	LogFunc(("Unknown reg=%#x\n", idxReg));
1404	#endif
1405	}
1406	break;
1407	}
1408	}
1409	Log(("vmsvgaReadPort index=%s (%d) val=%#x rc=%x\n", vmsvgaIndexToString(pThis, idxReg), idxReg, *pu32, rc));
1410	return rc;
1411	}
1412
1413	#ifdef IN_RING3
1414	/**
1415	* Apply the current resolution settings to change the video mode.
1416	*
1417	* @returns VBox status code.
1418	* @param pThis The shared VGA state.
1419	* @param pThisCC The ring-3 VGA state.
1420	*/
1421	static int vmsvgaR3ChangeMode(PVGASTATE pThis, PVGASTATECC pThisCC)
1422	{
1423	/* Always do changemode on FIFO thread. */
1424	Assert(RTThreadSelf() == pThisCC->svga.pFIFOIOThread->Thread);
1425
1426	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
1427
1428	pThisCC->pDrv->pfnLFBModeChange(pThisCC->pDrv, true);
1429
1430	if (pThis->svga.fGFBRegisters)
1431	{
1432	/* "For backwards compatibility, when the GFB mode registers (WIDTH,
1433	* HEIGHT, PITCHLOCK, BITS_PER_PIXEL) are modified, the SVGA device
1434	* deletes all screens other than screen #0, and redefines screen
1435	* #0 according to the specified mode. Drivers that use
1436	* SVGA_CMD_DEFINE_SCREEN should destroy or redefine screen #0."
1437	*/
1438
1439	VMSVGASCREENOBJECT *pScreen = &pSVGAState->aScreens[0];
1440	pScreen->fDefined = true;
1441	pScreen->fModified = true;
1442	pScreen->fuScreen = SVGA_SCREEN_MUST_BE_SET \| SVGA_SCREEN_IS_PRIMARY;
1443	pScreen->idScreen = 0;
1444	pScreen->xOrigin = 0;
1445	pScreen->yOrigin = 0;
1446	pScreen->offVRAM = 0;
1447	pScreen->cbPitch = pThis->svga.cbScanline;
1448	pScreen->cWidth = pThis->svga.uWidth;
1449	pScreen->cHeight = pThis->svga.uHeight;
1450	pScreen->cBpp = pThis->svga.uBpp;
1451
1452	for (unsigned iScreen = 1; iScreen < RT_ELEMENTS(pSVGAState->aScreens); ++iScreen)
1453	{
1454	/* Delete screen. */
1455	pScreen = &pSVGAState->aScreens[iScreen];
1456	if (pScreen->fDefined)
1457	{
1458	pScreen->fModified = true;
1459	pScreen->fDefined = false;
1460	}
1461	}
1462	}
1463	else
1464	{
1465	/* "If Screen Objects are supported, they can be used to fully
1466	* replace the functionality provided by the framebuffer registers
1467	* (SVGA_REG_WIDTH, HEIGHT, etc.) and by SVGA_CAP_DISPLAY_TOPOLOGY."
1468	*/
1469	pThis->svga.uWidth = VMSVGA_VAL_UNINITIALIZED;
1470	pThis->svga.uHeight = VMSVGA_VAL_UNINITIALIZED;
1471	pThis->svga.uBpp = pThis->svga.uHostBpp;
1472	}
1473
1474	vmsvgaR3VBVAResize(pThis, pThisCC);
1475
1476	/* Last stuff. For the VGA device screenshot. */
1477	pThis->last_bpp = pSVGAState->aScreens[0].cBpp;
1478	pThis->last_scr_width = pSVGAState->aScreens[0].cWidth;
1479	pThis->last_scr_height = pSVGAState->aScreens[0].cHeight;
1480	pThis->last_width = pSVGAState->aScreens[0].cWidth;
1481	pThis->last_height = pSVGAState->aScreens[0].cHeight;
1482
1483	/* vmsvgaPortSetViewPort not called after state load; set sensible defaults. */
1484	if ( pThis->svga.viewport.cx == 0
1485	&& pThis->svga.viewport.cy == 0)
1486	{
1487	pThis->svga.viewport.cx = pSVGAState->aScreens[0].cWidth;
1488	pThis->svga.viewport.xRight = pSVGAState->aScreens[0].cWidth;
1489	pThis->svga.viewport.cy = pSVGAState->aScreens[0].cHeight;
1490	pThis->svga.viewport.yHighWC = pSVGAState->aScreens[0].cHeight;
1491	pThis->svga.viewport.yLowWC = 0;
1492	}
1493
1494	return VINF_SUCCESS;
1495	}
1496
1497	int vmsvgaR3UpdateScreen(PVGASTATECC pThisCC, VMSVGASCREENOBJECT *pScreen, int x, int y, int w, int h)
1498	{
1499	VBVACMDHDR cmd;
1500	cmd.x = (int16_t)(pScreen->xOrigin + x);
1501	cmd.y = (int16_t)(pScreen->yOrigin + y);
1502	cmd.w = (uint16_t)w;
1503	cmd.h = (uint16_t)h;
1504
1505	pThisCC->pDrv->pfnVBVAUpdateBegin(pThisCC->pDrv, pScreen->idScreen);
1506	pThisCC->pDrv->pfnVBVAUpdateProcess(pThisCC->pDrv, pScreen->idScreen, &cmd, sizeof(cmd));
1507	pThisCC->pDrv->pfnVBVAUpdateEnd(pThisCC->pDrv, pScreen->idScreen,
1508	pScreen->xOrigin + x, pScreen->yOrigin + y, w, h);
1509
1510	return VINF_SUCCESS;
1511	}
1512
1513	#endif /* IN_RING3 */
1514	#if defined(IN_RING0) \|\| defined(IN_RING3)
1515
1516	/**
1517	* Safely updates the SVGA_FIFO_BUSY register (in shared memory).
1518	*
1519	* @param pThis The shared VGA/VMSVGA instance data.
1520	* @param pThisCC The VGA/VMSVGA state for the current context.
1521	* @param fState The busy state.
1522	*/
1523	DECLINLINE(void) vmsvgaHCSafeFifoBusyRegUpdate(PVGASTATE pThis, PVGASTATECC pThisCC, bool fState)
1524	{
1525	ASMAtomicWriteU32(&pThisCC->svga.pau32FIFO[SVGA_FIFO_BUSY], fState);
1526
1527	if (RT_UNLIKELY(fState != (pThis->svga.fBusy != 0)))
1528	{
1529	/* Race / unfortunately scheduling. Highly unlikly. */
1530	uint32_t cLoops = 64;
1531	do
1532	{
1533	ASMNopPause();
1534	fState = (pThis->svga.fBusy != 0);
1535	ASMAtomicWriteU32(&pThisCC->svga.pau32FIFO[SVGA_FIFO_BUSY], fState != 0);
1536	} while (cLoops-- > 0 && fState != (pThis->svga.fBusy != 0));
1537	}
1538	}
1539
1540
1541	/**
1542	* Update the scanline pitch in response to the guest changing mode
1543	* width/bpp.
1544	*
1545	* @param pThis The shared VGA/VMSVGA state.
1546	* @param pThisCC The VGA/VMSVGA state for the current context.
1547	*/
1548	DECLINLINE(void) vmsvgaHCUpdatePitch(PVGASTATE pThis, PVGASTATECC pThisCC)
1549	{
1550	uint32_t RT_UNTRUSTED_VOLATILE_GUEST *pFIFO = pThisCC->svga.pau32FIFO;
1551	uint32_t uFifoPitchLock = pFIFO[SVGA_FIFO_PITCHLOCK];
1552	uint32_t uRegPitchLock = pThis->svga.u32PitchLock;
1553	uint32_t uFifoMin = pFIFO[SVGA_FIFO_MIN];
1554
1555	/* The SVGA_FIFO_PITCHLOCK register is only valid if SVGA_FIFO_MIN points past
1556	* it. If SVGA_FIFO_MIN is small, there may well be data at the SVGA_FIFO_PITCHLOCK
1557	* location but it has a different meaning.
1558	*/
1559	if ((uFifoMin / sizeof(uint32_t)) <= SVGA_FIFO_PITCHLOCK)
1560	uFifoPitchLock = 0;
1561
1562	/* Sanitize values. */
1563	if ((uFifoPitchLock < 200) \|\| (uFifoPitchLock > 32768))
1564	uFifoPitchLock = 0;
1565	if ((uRegPitchLock < 200) \|\| (uRegPitchLock > 32768))
1566	uRegPitchLock = 0;
1567
1568	/* Prefer the register value to the FIFO value.*/
1569	if (uRegPitchLock)
1570	pThis->svga.cbScanline = uRegPitchLock;
1571	else if (uFifoPitchLock)
1572	pThis->svga.cbScanline = uFifoPitchLock;
1573	else
1574	pThis->svga.cbScanline = pThis->svga.uWidth * (RT_ALIGN(pThis->svga.uBpp, 8) / 8);
1575
1576	if ((uFifoMin / sizeof(uint32_t)) <= SVGA_FIFO_PITCHLOCK)
1577	pThis->svga.u32PitchLock = pThis->svga.cbScanline;
1578	}
1579
1580	#endif /* IN_RING0 \|\| IN_RING3 */
1581
1582	#ifdef IN_RING3
1583
1584	/**
1585	* Sends cursor position and visibility information from legacy
1586	* SVGA registers to the front-end.
1587	*/
1588	static void vmsvgaR3RegUpdateCursor(PVGASTATECC pThisCC, PVGASTATE pThis, uint32_t uCursorOn)
1589	{
1590	/*
1591	* Writing the X/Y/ID registers does not trigger changes; only writing the
1592	* SVGA_REG_CURSOR_ON register does. That minimizes the overhead.
1593	* We boldly assume that guests aren't stupid and aren't writing the CURSOR_ON
1594	* register if they don't have to.
1595	*/
1596	uint32_t x, y, idScreen;
1597	uint32_t fFlags = VBVA_CURSOR_VALID_DATA;
1598
1599	x = pThis->svga.uCursorX;
1600	y = pThis->svga.uCursorY;
1601	idScreen = SVGA_ID_INVALID; /* The old register interface is single screen only. */
1602
1603	/* The original values for SVGA_REG_CURSOR_ON were off (0) and on (1); later, the values
1604	* were extended as follows:
1605	*
1606	* SVGA_CURSOR_ON_HIDE 0
1607	* SVGA_CURSOR_ON_SHOW 1
1608	* SVGA_CURSOR_ON_REMOVE_FROM_FB 2 - cursor on but not in the framebuffer
1609	* SVGA_CURSOR_ON_RESTORE_TO_FB 3 - cursor on, possibly in the framebuffer
1610	*
1611	* Since we never draw the cursor into the guest's framebuffer, we do not need to
1612	* distinguish between the non-zero values but still remember them.
1613	*/
1614	if (RT_BOOL(pThis->svga.uCursorOn) != RT_BOOL(uCursorOn))
1615	{
1616	LogRel2(("vmsvgaR3RegUpdateCursor: uCursorOn %d prev CursorOn %d (%d,%d)\n", uCursorOn, pThis->svga.uCursorOn, x, y));
1617	pThisCC->pDrv->pfnVBVAMousePointerShape(pThisCC->pDrv, RT_BOOL(uCursorOn), false, 0, 0, 0, 0, NULL);
1618	}
1619	pThis->svga.uCursorOn = uCursorOn;
1620	pThisCC->pDrv->pfnVBVAReportCursorPosition(pThisCC->pDrv, fFlags, idScreen, x, y);
1621	}
1622
1623
1624	/**
1625	* Copy a rectangle of pixels within guest VRAM.
1626	*/
1627	static void vmsvgaR3RectCopy(PVGASTATECC pThisCC, VMSVGASCREENOBJECT const *pScreen, uint32_t srcX, uint32_t srcY,
1628	uint32_t dstX, uint32_t dstY, uint32_t width, uint32_t height, unsigned cbFrameBuffer)
1629	{
1630	if (!width \|\| !height)
1631	return; /* Nothing to do, don't even bother. */
1632
1633	/*
1634	* The guest VRAM (aka GFB) is considered to be a bitmap in the format
1635	* corresponding to the current display mode.
1636	*/
1637	uint32_t const cbPixel = RT_ALIGN(pScreen->cBpp, 8) / 8;
1638	uint32_t const cbScanline = pScreen->cbPitch ? pScreen->cbPitch : width * cbPixel;
1639	uint8_t const *pSrc;
1640	uint8_t *pDst;
1641	unsigned const cbRectWidth = width * cbPixel;
1642	unsigned uMaxOffset;
1643
1644	uMaxOffset = (RT_MAX(srcY, dstY) + height) * cbScanline + (RT_MAX(srcX, dstX) + width) * cbPixel;
1645	if (uMaxOffset >= cbFrameBuffer)
1646	{
1647	Log(("Max offset (%u) too big for framebuffer (%u bytes), ignoring!\n", uMaxOffset, cbFrameBuffer));
1648	return; /* Just don't listen to a bad guest. */
1649	}
1650
1651	pSrc = pDst = pThisCC->pbVRam;
1652	pSrc += srcY * cbScanline + srcX * cbPixel;
1653	pDst += dstY * cbScanline + dstX * cbPixel;
1654
1655	if (srcY >= dstY)
1656	{
1657	/* Source below destination, copy top to bottom. */
1658	for (; height > 0; height--)
1659	{
1660	memmove(pDst, pSrc, cbRectWidth);
1661	pSrc += cbScanline;
1662	pDst += cbScanline;
1663	}
1664	}
1665	else
1666	{
1667	/* Source above destination, copy bottom to top. */
1668	pSrc += cbScanline * (height - 1);
1669	pDst += cbScanline * (height - 1);
1670	for (; height > 0; height--)
1671	{
1672	memmove(pDst, pSrc, cbRectWidth);
1673	pSrc -= cbScanline;
1674	pDst -= cbScanline;
1675	}
1676	}
1677	}
1678
1679	#endif /* IN_RING3 */
1680
1681
1682	/**
1683	* Write port register
1684	*
1685	* @returns Strict VBox status code.
1686	* @param pDevIns The device instance.
1687	* @param pThis The shared VGA/VMSVGA state.
1688	* @param pThisCC The VGA/VMSVGA state for the current context.
1689	* @param u32 Value to write
1690	*/
1691	static VBOXSTRICTRC vmsvgaWritePort(PPDMDEVINS pDevIns, PVGASTATE pThis, PVGASTATECC pThisCC, uint32_t u32)
1692	{
1693	#ifdef IN_RING3
1694	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
1695	#endif
1696	VBOXSTRICTRC rc = VINF_SUCCESS;
1697	RT_NOREF(pThisCC);
1698
1699	/* Rough index register validation. */
1700	uint32_t idxReg = pThis->svga.u32IndexReg;
1701	#if !defined(IN_RING3) && defined(VBOX_STRICT)
1702	ASSERT_GUEST_MSG_RETURN(idxReg < SVGA_SCRATCH_BASE + pThis->svga.cScratchRegion, ("idxReg=%#x\n", idxReg),
1703	VINF_IOM_R3_IOPORT_WRITE);
1704	#else
1705	ASSERT_GUEST_MSG_STMT_RETURN(idxReg < SVGA_SCRATCH_BASE + pThis->svga.cScratchRegion, ("idxReg=%#x\n", idxReg),
1706	STAM_REL_COUNTER_INC(&pThis->svga.StatRegUnknownWr),
1707	VINF_SUCCESS);
1708	#endif
1709	RT_UNTRUSTED_VALIDATED_FENCE();
1710
1711	/* We must adjust the register number if we're in SVGA_ID_0 mode because the PALETTE range moved. */
1712	if ( idxReg >= SVGA_REG_CAPABILITIES
1713	&& pThis->svga.u32SVGAId == SVGA_ID_0)
1714	{
1715	idxReg += SVGA_PALETTE_BASE - SVGA_REG_CAPABILITIES;
1716	Log(("vmsvgaWritePort: SVGA_ID_0 reg adj %#x -> %#x\n", pThis->svga.u32IndexReg, idxReg));
1717	}
1718	Log(("vmsvgaWritePort index=%s (%d) val=%#x\n", vmsvgaIndexToString(pThis, idxReg), idxReg, u32));
1719	/* Check if the guest uses legacy registers. See vmsvgaR3ChangeMode */
1720	switch (idxReg)
1721	{
1722	case SVGA_REG_WIDTH:
1723	case SVGA_REG_HEIGHT:
1724	case SVGA_REG_PITCHLOCK:
1725	case SVGA_REG_BITS_PER_PIXEL:
1726	pThis->svga.fGFBRegisters = true;
1727	break;
1728	default:
1729	break;
1730	}
1731
1732	switch (idxReg)
1733	{
1734	case SVGA_REG_ID:
1735	STAM_REL_COUNTER_INC(&pThis->svga.StatRegIdWr);
1736	if ( u32 == SVGA_ID_0
1737	\|\| u32 == SVGA_ID_1
1738	\|\| u32 == SVGA_ID_2)
1739	pThis->svga.u32SVGAId = u32;
1740	else
1741	PDMDevHlpDBGFStop(pDevIns, RT_SRC_POS, "Trying to set SVGA_REG_ID to %#x (%d)\n", u32, u32);
1742	break;
1743
1744	case SVGA_REG_ENABLE:
1745	STAM_REL_COUNTER_INC(&pThis->svga.StatRegEnableWr);
1746	#ifdef IN_RING3
1747	if ( (u32 & SVGA_REG_ENABLE_ENABLE)
1748	&& pThis->svga.fEnabled == false)
1749	{
1750	/* Make a backup copy of the first 512kb in order to save font data etc. */
1751	/** @todo should probably swap here, rather than copy + zero */
1752	memcpy(pThisCC->svga.pbVgaFrameBufferR3, pThisCC->pbVRam, VMSVGA_VGA_FB_BACKUP_SIZE);
1753	memset(pThisCC->pbVRam, 0, VMSVGA_VGA_FB_BACKUP_SIZE);
1754	}
1755
1756	pThis->svga.fEnabled = u32;
1757	if (pThis->svga.fEnabled)
1758	{
1759	if ( pThis->svga.uWidth == VMSVGA_VAL_UNINITIALIZED
1760	&& pThis->svga.uHeight == VMSVGA_VAL_UNINITIALIZED)
1761	{
1762	/* Keep the current mode. */
1763	pThis->svga.uWidth = pThisCC->pDrv->cx;
1764	pThis->svga.uHeight = pThisCC->pDrv->cy;
1765	pThis->svga.uBpp = (pThisCC->pDrv->cBits + 7) & ~7;
1766	}
1767
1768	if ( pThis->svga.uWidth != VMSVGA_VAL_UNINITIALIZED
1769	&& pThis->svga.uHeight != VMSVGA_VAL_UNINITIALIZED)
1770	ASMAtomicOrU32(&pThis->svga.u32ActionFlags, VMSVGA_ACTION_CHANGEMODE);
1771	# ifdef LOG_ENABLED
1772	uint32_t *pFIFO = pThisCC->svga.pau32FIFO;
1773	Log(("configured=%d busy=%d\n", pThis->svga.fConfigured, pFIFO[SVGA_FIFO_BUSY]));
1774	Log(("next %x stop %x\n", pFIFO[SVGA_FIFO_NEXT_CMD], pFIFO[SVGA_FIFO_STOP]));
1775	# endif
1776
1777	/* Disable or enable dirty page tracking according to the current fTraces value. */
1778	vmsvgaR3SetTraces(pDevIns, pThis, !!pThis->svga.fTraces);
1779
1780	/* bird: Whatever this is was added to make screenshot work, ask sunlover should explain... */
1781	for (uint32_t idScreen = 0; idScreen < pThis->cMonitors; ++idScreen)
1782	pThisCC->pDrv->pfnVBVAEnable(pThisCC->pDrv, idScreen, NULL /pHostFlags/);
1783
1784	/* Make the cursor visible again as needed. */
1785	if (pSVGAState->Cursor.fActive)
1786	pThisCC->pDrv->pfnVBVAMousePointerShape(pThisCC->pDrv, true /fVisible/, false, 0, 0, 0, 0, NULL);
1787	}
1788	else
1789	{
1790	/* Make sure the cursor is off. */
1791	if (pSVGAState->Cursor.fActive)
1792	pThisCC->pDrv->pfnVBVAMousePointerShape(pThisCC->pDrv, false /fVisible/, false, 0, 0, 0, 0, NULL);
1793
1794	/* Restore the text mode backup. */
1795	memcpy(pThisCC->pbVRam, pThisCC->svga.pbVgaFrameBufferR3, VMSVGA_VGA_FB_BACKUP_SIZE);
1796
1797	pThisCC->pDrv->pfnLFBModeChange(pThisCC->pDrv, false);
1798
1799	/* Enable dirty page tracking again when going into legacy mode. */
1800	vmsvgaR3SetTraces(pDevIns, pThis, true);
1801
1802	/* bird: Whatever this is was added to make screenshot work, ask sunlover should explain... */
1803	for (uint32_t idScreen = 0; idScreen < pThis->cMonitors; ++idScreen)
1804	pThisCC->pDrv->pfnVBVADisable(pThisCC->pDrv, idScreen);
1805
1806	/* Clear the pitch lock. */
1807	pThis->svga.u32PitchLock = 0;
1808	}
1809	#else /* !IN_RING3 */
1810	rc = VINF_IOM_R3_IOPORT_WRITE;
1811	#endif /* !IN_RING3 */
1812	break;
1813
1814	case SVGA_REG_WIDTH:
1815	STAM_REL_COUNTER_INC(&pThis->svga.StatRegWidthWr);
1816	if (pThis->svga.uWidth != u32)
1817	{
1818	#if defined(IN_RING3) \|\| defined(IN_RING0)
1819	pThis->svga.uWidth = u32;
1820	vmsvgaHCUpdatePitch(pThis, pThisCC);
1821	if (pThis->svga.fEnabled)
1822	ASMAtomicOrU32(&pThis->svga.u32ActionFlags, VMSVGA_ACTION_CHANGEMODE);
1823	#else
1824	rc = VINF_IOM_R3_IOPORT_WRITE;
1825	#endif
1826	}
1827	/* else: nop */
1828	break;
1829
1830	case SVGA_REG_HEIGHT:
1831	STAM_REL_COUNTER_INC(&pThis->svga.StatRegHeightWr);
1832	if (pThis->svga.uHeight != u32)
1833	{
1834	pThis->svga.uHeight = u32;
1835	if (pThis->svga.fEnabled)
1836	ASMAtomicOrU32(&pThis->svga.u32ActionFlags, VMSVGA_ACTION_CHANGEMODE);
1837	}
1838	/* else: nop */
1839	break;
1840
1841	case SVGA_REG_DEPTH:
1842	STAM_REL_COUNTER_INC(&pThis->svga.StatRegDepthWr);
1843	/** @todo read-only?? */
1844	break;
1845
1846	case SVGA_REG_BITS_PER_PIXEL: /* Current bpp in the guest */
1847	STAM_REL_COUNTER_INC(&pThis->svga.StatRegBitsPerPixelWr);
1848	if (pThis->svga.uBpp != u32)
1849	{
1850	#if defined(IN_RING3) \|\| defined(IN_RING0)
1851	pThis->svga.uBpp = u32;
1852	vmsvgaHCUpdatePitch(pThis, pThisCC);
1853	if (pThis->svga.fEnabled)
1854	ASMAtomicOrU32(&pThis->svga.u32ActionFlags, VMSVGA_ACTION_CHANGEMODE);
1855	#else
1856	rc = VINF_IOM_R3_IOPORT_WRITE;
1857	#endif
1858	}
1859	/* else: nop */
1860	break;
1861
1862	case SVGA_REG_PSEUDOCOLOR:
1863	STAM_REL_COUNTER_INC(&pThis->svga.StatRegPseudoColorWr);
1864	break;
1865
1866	case SVGA_REG_CONFIG_DONE: /* Set when memory area configured */
1867	#ifdef IN_RING3
1868	STAM_REL_COUNTER_INC(&pSVGAState->StatR3RegConfigDoneWr);
1869	pThis->svga.fConfigured = u32;
1870	/* Disabling the FIFO enables tracing (dirty page detection) by default. */
1871	if (!pThis->svga.fConfigured)
1872	pThis->svga.fTraces = true;
1873	vmsvgaR3SetTraces(pDevIns, pThis, !!pThis->svga.fTraces);
1874	#else
1875	rc = VINF_IOM_R3_IOPORT_WRITE;
1876	#endif
1877	break;
1878
1879	case SVGA_REG_SYNC: /* See "FIFO Synchronization Registers" */
1880	STAM_REL_COUNTER_INC(&pThis->svga.StatRegSyncWr);
1881	if ( pThis->svga.fEnabled
1882	&& pThis->svga.fConfigured)
1883	{
1884	#if defined(IN_RING3) \|\| defined(IN_RING0)
1885	Log(("SVGA_REG_SYNC: SVGA_FIFO_BUSY=%d\n", pThisCC->svga.pau32FIFO[SVGA_FIFO_BUSY]));
1886	/*
1887	* The VMSVGA_BUSY_F_EMT_FORCE flag makes sure we will check if the FIFO is empty
1888	* at least once; VMSVGA_BUSY_F_FIFO alone does not ensure that.
1889	*/
1890	ASMAtomicWriteU32(&pThis->svga.fBusy, VMSVGA_BUSY_F_EMT_FORCE \| VMSVGA_BUSY_F_FIFO);
1891	if (VMSVGA_IS_VALID_FIFO_REG(SVGA_FIFO_BUSY, pThisCC->svga.pau32FIFO[SVGA_FIFO_MIN]))
1892	vmsvgaHCSafeFifoBusyRegUpdate(pThis, pThisCC, true);
1893
1894	/* Kick the FIFO thread to start processing commands again. */
1895	PDMDevHlpSUPSemEventSignal(pDevIns, pThis->svga.hFIFORequestSem);
1896	#else
1897	rc = VINF_IOM_R3_IOPORT_WRITE;
1898	#endif
1899	}
1900	/* else nothing to do. */
1901	else
1902	Log(("Sync ignored enabled=%d configured=%d\n", pThis->svga.fEnabled, pThis->svga.fConfigured));
1903
1904	break;
1905
1906	case SVGA_REG_BUSY: /* See "FIFO Synchronization Registers" (read-only) */
1907	STAM_REL_COUNTER_INC(&pThis->svga.StatRegBusyWr);
1908	break;
1909
1910	case SVGA_REG_GUEST_ID: /* Set guest OS identifier */
1911	STAM_REL_COUNTER_INC(&pThis->svga.StatRegGuestIdWr);
1912	pThis->svga.u32GuestId = u32;
1913	break;
1914
1915	case SVGA_REG_PITCHLOCK: /* Fixed pitch for all modes */
1916	STAM_REL_COUNTER_INC(&pThis->svga.StatRegPitchLockWr);
1917	pThis->svga.u32PitchLock = u32;
1918	/* Should this also update the FIFO pitch lock? Unclear. */
1919	break;
1920
1921	case SVGA_REG_IRQMASK: /* Interrupt mask */
1922	STAM_REL_COUNTER_INC(&pThis->svga.StatRegIrqMaskWr);
1923	pThis->svga.u32IrqMask = u32;
1924
1925	/* Irq pending after the above change? */
1926	if (pThis->svga.u32IrqStatus & u32)
1927	{
1928	Log(("SVGA_REG_IRQMASK: Trigger interrupt with status %x\n", pThis->svga.u32IrqStatus));
1929	PDMDevHlpPCISetIrqNoWait(pDevIns, 0, 1);
1930	}
1931	else
1932	PDMDevHlpPCISetIrqNoWait(pDevIns, 0, 0);
1933	break;
1934
1935	/* Mouse cursor support */
1936	case SVGA_REG_CURSOR_ID:
1937	STAM_REL_COUNTER_INC(&pThis->svga.StatRegCursorIdWr);
1938	pThis->svga.uCursorID = u32;
1939	break;
1940
1941	case SVGA_REG_CURSOR_X:
1942	STAM_REL_COUNTER_INC(&pThis->svga.StatRegCursorXWr);
1943	pThis->svga.uCursorX = u32;
1944	break;
1945
1946	case SVGA_REG_CURSOR_Y:
1947	STAM_REL_COUNTER_INC(&pThis->svga.StatRegCursorYWr);
1948	pThis->svga.uCursorY = u32;
1949	break;
1950
1951	case SVGA_REG_CURSOR_ON:
1952	#ifdef IN_RING3
1953	/* The cursor is only updated when SVGA_REG_CURSOR_ON is written. */
1954	STAM_REL_COUNTER_INC(&pThis->svga.StatRegCursorOnWr);
1955	vmsvgaR3RegUpdateCursor(pThisCC, pThis, u32);
1956	#else
1957	rc = VINF_IOM_R3_IOPORT_WRITE;
1958	#endif
1959	break;
1960
1961	/* Legacy multi-monitor support */
1962	case SVGA_REG_NUM_GUEST_DISPLAYS:/* Number of guest displays in X/Y direction */
1963	STAM_REL_COUNTER_INC(&pThis->svga.StatRegNumGuestDisplaysWr);
1964	break;
1965	case SVGA_REG_DISPLAY_ID: /* Display ID for the following display attributes */
1966	STAM_REL_COUNTER_INC(&pThis->svga.StatRegDisplayIdWr);
1967	break;
1968	case SVGA_REG_DISPLAY_IS_PRIMARY:/* Whether this is a primary display */
1969	STAM_REL_COUNTER_INC(&pThis->svga.StatRegDisplayIsPrimaryWr);
1970	break;
1971	case SVGA_REG_DISPLAY_POSITION_X:/* The display position x */
1972	STAM_REL_COUNTER_INC(&pThis->svga.StatRegDisplayPositionXWr);
1973	break;
1974	case SVGA_REG_DISPLAY_POSITION_Y:/* The display position y */
1975	STAM_REL_COUNTER_INC(&pThis->svga.StatRegDisplayPositionYWr);
1976	break;
1977	case SVGA_REG_DISPLAY_WIDTH: /* The display's width */
1978	STAM_REL_COUNTER_INC(&pThis->svga.StatRegDisplayWidthWr);
1979	break;
1980	case SVGA_REG_DISPLAY_HEIGHT: /* The display's height */
1981	STAM_REL_COUNTER_INC(&pThis->svga.StatRegDisplayHeightWr);
1982	break;
1983	#ifdef VBOX_WITH_VMSVGA3D
1984	/* See "Guest memory regions" below. */
1985	case SVGA_REG_GMR_ID:
1986	STAM_REL_COUNTER_INC(&pThis->svga.StatRegGmrIdWr);
1987	pThis->svga.u32CurrentGMRId = u32;
1988	break;
1989
1990	case SVGA_REG_GMR_DESCRIPTOR:
1991	# ifndef IN_RING3
1992	rc = VINF_IOM_R3_IOPORT_WRITE;
1993	break;
1994	# else /* IN_RING3 */
1995	{
1996	STAM_REL_COUNTER_INC(&pSVGAState->StatR3RegGmrDescriptorWr);
1997
1998	/* Validate current GMR id. */
1999	uint32_t idGMR = pThis->svga.u32CurrentGMRId;
2000	AssertBreak(idGMR < pThis->svga.cGMR);
2001	RT_UNTRUSTED_VALIDATED_FENCE();
2002
2003	/* Free the old GMR if present. */
2004	vmsvgaR3GmrFree(pThisCC, idGMR);
2005
2006	/* Just undefine the GMR? */
2007	RTGCPHYS GCPhys = (RTGCPHYS)u32 << PAGE_SHIFT;
2008	if (GCPhys == 0)
2009	{
2010	STAM_REL_COUNTER_INC(&pSVGAState->StatR3RegGmrDescriptorWrFree);
2011	break;
2012	}
2013
2014
2015	/* Never cross a page boundary automatically. */
2016	const uint32_t cMaxPages = RT_MIN(VMSVGA_MAX_GMR_PAGES, UINT32_MAX / X86_PAGE_SIZE);
2017	uint32_t cPagesTotal = 0;
2018	uint32_t iDesc = 0;
2019	PVMSVGAGMRDESCRIPTOR paDescs = NULL;
2020	uint32_t cLoops = 0;
2021	RTGCPHYS GCPhysBase = GCPhys;
2022	while (PHYS_PAGE_ADDRESS(GCPhys) == PHYS_PAGE_ADDRESS(GCPhysBase))
2023	{
2024	/* Read descriptor. */
2025	SVGAGuestMemDescriptor desc;
2026	rc = PDMDevHlpPhysRead(pDevIns, GCPhys, &desc, sizeof(desc));
2027	AssertRCBreak(VBOXSTRICTRC_VAL(rc));
2028
2029	if (desc.numPages != 0)
2030	{
2031	AssertBreakStmt(desc.numPages <= cMaxPages, rc = VERR_OUT_OF_RANGE);
2032	cPagesTotal += desc.numPages;
2033	AssertBreakStmt(cPagesTotal <= cMaxPages, rc = VERR_OUT_OF_RANGE);
2034
2035	if ((iDesc & 15) == 0)
2036	{
2037	void pvNew = RTMemRealloc(paDescs, (iDesc + 16) sizeof(VMSVGAGMRDESCRIPTOR));
2038	AssertBreakStmt(pvNew, rc = VERR_NO_MEMORY);
2039	paDescs = (PVMSVGAGMRDESCRIPTOR)pvNew;
2040	}
2041
2042	paDescs[iDesc].GCPhys = (RTGCPHYS)desc.ppn << PAGE_SHIFT;
2043	paDescs[iDesc++].numPages = desc.numPages;
2044
2045	/* Continue with the next descriptor. */
2046	GCPhys += sizeof(desc);
2047	}
2048	else if (desc.ppn == 0)
2049	break; /* terminator */
2050	else /* Pointer to the next physical page of descriptors. */
2051	GCPhys = GCPhysBase = (RTGCPHYS)desc.ppn << PAGE_SHIFT;
2052
2053	cLoops++;
2054	AssertBreakStmt(cLoops < VMSVGA_MAX_GMR_DESC_LOOP_COUNT, rc = VERR_OUT_OF_RANGE);
2055	}
2056
2057	AssertStmt(iDesc > 0 \|\| RT_FAILURE_NP(rc), rc = VERR_OUT_OF_RANGE);
2058	if (RT_SUCCESS(rc))
2059	{
2060	/* Commit the GMR. */
2061	pSVGAState->paGMR[idGMR].paDesc = paDescs;
2062	pSVGAState->paGMR[idGMR].numDescriptors = iDesc;
2063	pSVGAState->paGMR[idGMR].cMaxPages = cPagesTotal;
2064	pSVGAState->paGMR[idGMR].cbTotal = cPagesTotal * PAGE_SIZE;
2065	Assert((pSVGAState->paGMR[idGMR].cbTotal >> PAGE_SHIFT) == cPagesTotal);
2066	Log(("Defined new gmr %x numDescriptors=%d cbTotal=%x (%#x pages)\n",
2067	idGMR, iDesc, pSVGAState->paGMR[idGMR].cbTotal, cPagesTotal));
2068	}
2069	else
2070	{
2071	RTMemFree(paDescs);
2072	STAM_REL_COUNTER_INC(&pSVGAState->StatR3RegGmrDescriptorWrErrors);
2073	}
2074	break;
2075	}
2076	# endif /* IN_RING3 */
2077	#endif // VBOX_WITH_VMSVGA3D
2078
2079	case SVGA_REG_TRACES: /* Enable trace-based updates even when FIFO is on */
2080	STAM_REL_COUNTER_INC(&pThis->svga.StatRegTracesWr);
2081	if (pThis->svga.fTraces == u32)
2082	break; /* nothing to do */
2083
2084	#ifdef IN_RING3
2085	vmsvgaR3SetTraces(pDevIns, pThis, !!u32);
2086	#else
2087	rc = VINF_IOM_R3_IOPORT_WRITE;
2088	#endif
2089	break;
2090
2091	case SVGA_REG_TOP: /* Must be 1 more than the last register */
2092	STAM_REL_COUNTER_INC(&pThis->svga.StatRegTopWr);
2093	break;
2094
2095	case SVGA_REG_NUM_DISPLAYS: /* (Deprecated) */
2096	STAM_REL_COUNTER_INC(&pThis->svga.StatRegNumDisplaysWr);
2097	Log(("Write to deprecated register %x - val %x ignored\n", idxReg, u32));
2098	break;
2099
2100	case SVGA_REG_FB_START:
2101	case SVGA_REG_MEM_START:
2102	case SVGA_REG_HOST_BITS_PER_PIXEL:
2103	case SVGA_REG_MAX_WIDTH:
2104	case SVGA_REG_MAX_HEIGHT:
2105	case SVGA_REG_VRAM_SIZE:
2106	case SVGA_REG_FB_SIZE:
2107	case SVGA_REG_CAPABILITIES:
2108	case SVGA_REG_MEM_SIZE:
2109	case SVGA_REG_SCRATCH_SIZE: /* Number of scratch registers */
2110	case SVGA_REG_MEM_REGS: /* Number of FIFO registers */
2111	case SVGA_REG_BYTES_PER_LINE:
2112	case SVGA_REG_FB_OFFSET:
2113	case SVGA_REG_RED_MASK:
2114	case SVGA_REG_GREEN_MASK:
2115	case SVGA_REG_BLUE_MASK:
2116	case SVGA_REG_GMRS_MAX_PAGES: /* Maximum number of 4KB pages for all GMRs */
2117	case SVGA_REG_MEMORY_SIZE: /* Total dedicated device memory excluding FIFO */
2118	case SVGA_REG_GMR_MAX_IDS:
2119	case SVGA_REG_GMR_MAX_DESCRIPTOR_LENGTH:
2120	/* Read only - ignore. */
2121	Log(("Write to R/O register %x - val %x ignored\n", idxReg, u32));
2122	STAM_REL_COUNTER_INC(&pThis->svga.StatRegReadOnlyWr);
2123	break;
2124
2125	default:
2126	{
2127	uint32_t offReg;
2128	if ((offReg = idxReg - SVGA_SCRATCH_BASE) < pThis->svga.cScratchRegion)
2129	{
2130	RT_UNTRUSTED_VALIDATED_FENCE();
2131	pThis->svga.au32ScratchRegion[offReg] = u32;
2132	STAM_REL_COUNTER_INC(&pThis->svga.StatRegScratchWr);
2133	}
2134	else if ((offReg = idxReg - SVGA_PALETTE_BASE) < (uint32_t)SVGA_NUM_PALETTE_REGS)
2135	{
2136	/* Note! Using last_palette rather than palette here to preserve the VGA one.
2137	Btw, see rgb_to_pixel32. */
2138	STAM_REL_COUNTER_INC(&pThis->svga.StatRegPaletteWr);
2139	u32 &= 0xff;
2140	RT_UNTRUSTED_VALIDATED_FENCE();
2141	uint32_t uRgb = pThis->last_palette[offReg / 3];
2142	switch (offReg % 3)
2143	{
2144	case 0: uRgb = (uRgb & UINT32_C(0x0000ffff)) \| (u32 << 16); break; /* red */
2145	case 1: uRgb = (uRgb & UINT32_C(0x00ff00ff)) \| (u32 << 8); break; /* green */
2146	case 2: uRgb = (uRgb & UINT32_C(0x00ffff00)) \| u32 ; break; /* blue */
2147	}
2148	pThis->last_palette[offReg / 3] = uRgb;
2149	}
2150	else
2151	{
2152	#if !defined(IN_RING3) && defined(VBOX_STRICT)
2153	rc = VINF_IOM_R3_IOPORT_WRITE;
2154	#else
2155	STAM_REL_COUNTER_INC(&pThis->svga.StatRegUnknownWr);
2156	AssertMsgFailed(("reg=%#x u32=%#x\n", idxReg, u32));
2157	#endif
2158	}
2159	break;
2160	}
2161	}
2162	return rc;
2163	}
2164
2165	/**
2166	* @callback_method_impl{FNIOMIOPORTNEWIN}
2167	*/
2168	DECLCALLBACK(VBOXSTRICTRC) vmsvgaIORead(PPDMDEVINS pDevIns, void pvUser, RTIOPORT offPort, uint32_t pu32, unsigned cb)
2169	{
2170	PVGASTATE pThis = PDMDEVINS_2_DATA(pDevIns, PVGASTATE);
2171	RT_NOREF_PV(pvUser);
2172
2173	/* Only dword accesses. */
2174	if (cb == 4)
2175	{
2176	switch (offPort)
2177	{
2178	case SVGA_INDEX_PORT:
2179	*pu32 = pThis->svga.u32IndexReg;
2180	break;
2181
2182	case SVGA_VALUE_PORT:
2183	return vmsvgaReadPort(pDevIns, pThis, pu32);
2184
2185	case SVGA_BIOS_PORT:
2186	Log(("Ignoring BIOS port read\n"));
2187	*pu32 = 0;
2188	break;
2189
2190	case SVGA_IRQSTATUS_PORT:
2191	LogFlow(("vmsvgaIORead: SVGA_IRQSTATUS_PORT %x\n", pThis->svga.u32IrqStatus));
2192	*pu32 = pThis->svga.u32IrqStatus;
2193	break;
2194
2195	default:
2196	ASSERT_GUEST_MSG_FAILED(("vmsvgaIORead: Unknown register %u was read from.\n", offPort));
2197	*pu32 = UINT32_MAX;
2198	break;
2199	}
2200	}
2201	else
2202	{
2203	Log(("Ignoring non-dword I/O port read at %x cb=%d\n", offPort, cb));
2204	*pu32 = UINT32_MAX;
2205	}
2206	return VINF_SUCCESS;
2207	}
2208
2209	/**
2210	* @callback_method_impl{FNIOMIOPORTNEWOUT}
2211	*/
2212	DECLCALLBACK(VBOXSTRICTRC) vmsvgaIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT offPort, uint32_t u32, unsigned cb)
2213	{
2214	PVGASTATE pThis = PDMDEVINS_2_DATA(pDevIns, PVGASTATE);
2215	PVGASTATECC pThisCC = PDMDEVINS_2_DATA_CC(pDevIns, PVGASTATECC);
2216	RT_NOREF_PV(pvUser);
2217
2218	/* Only dword accesses. */
2219	if (cb == 4)
2220	switch (offPort)
2221	{
2222	case SVGA_INDEX_PORT:
2223	pThis->svga.u32IndexReg = u32;
2224	break;
2225
2226	case SVGA_VALUE_PORT:
2227	return vmsvgaWritePort(pDevIns, pThis, pThisCC, u32);
2228
2229	case SVGA_BIOS_PORT:
2230	Log(("Ignoring BIOS port write (val=%x)\n", u32));
2231	break;
2232
2233	case SVGA_IRQSTATUS_PORT:
2234	Log(("vmsvgaIOWrite SVGA_IRQSTATUS_PORT %x: status %x -> %x\n", u32, pThis->svga.u32IrqStatus, pThis->svga.u32IrqStatus & ~u32));
2235	ASMAtomicAndU32(&pThis->svga.u32IrqStatus, ~u32);
2236	/* Clear the irq in case all events have been cleared. */
2237	if (!(pThis->svga.u32IrqStatus & pThis->svga.u32IrqMask))
2238	{
2239	Log(("vmsvgaIOWrite SVGA_IRQSTATUS_PORT: clearing IRQ\n"));
2240	PDMDevHlpPCISetIrqNoWait(pDevIns, 0, 0);
2241	}
2242	break;
2243
2244	default:
2245	ASSERT_GUEST_MSG_FAILED(("vmsvgaIOWrite: Unknown register %u was written to, value %#x LB %u.\n", offPort, u32, cb));
2246	break;
2247	}
2248	else
2249	Log(("Ignoring non-dword write at %x val=%x cb=%d\n", offPort, u32, cb));
2250
2251	return VINF_SUCCESS;
2252	}
2253
2254	#ifdef IN_RING3
2255
2256	# ifdef DEBUG_FIFO_ACCESS
2257	/**
2258	* Handle FIFO memory access.
2259	* @returns VBox status code.
2260	* @param pVM VM handle.
2261	* @param pThis The shared VGA/VMSVGA instance data.
2262	* @param GCPhys The access physical address.
2263	* @param fWriteAccess Read or write access
2264	*/
2265	static int vmsvgaR3DebugFifoAccess(PVM pVM, PVGASTATE pThis, RTGCPHYS GCPhys, bool fWriteAccess)
2266	{
2267	RT_NOREF(pVM);
2268	RTGCPHYS GCPhysOffset = GCPhys - pThis->svga.GCPhysFIFO;
2269	uint32_t *pFIFO = pThisCC->svga.pau32FIFO;
2270
2271	switch (GCPhysOffset >> 2)
2272	{
2273	case SVGA_FIFO_MIN:
2274	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_MIN = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2275	break;
2276	case SVGA_FIFO_MAX:
2277	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_MAX = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2278	break;
2279	case SVGA_FIFO_NEXT_CMD:
2280	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_NEXT_CMD = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2281	break;
2282	case SVGA_FIFO_STOP:
2283	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_STOP = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2284	break;
2285	case SVGA_FIFO_CAPABILITIES:
2286	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_CAPABILITIES = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2287	break;
2288	case SVGA_FIFO_FLAGS:
2289	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_FLAGS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2290	break;
2291	case SVGA_FIFO_FENCE:
2292	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_FENCE = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2293	break;
2294	case SVGA_FIFO_3D_HWVERSION:
2295	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_HWVERSION = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2296	break;
2297	case SVGA_FIFO_PITCHLOCK:
2298	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_PITCHLOCK = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2299	break;
2300	case SVGA_FIFO_CURSOR_ON:
2301	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_CURSOR_ON = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2302	break;
2303	case SVGA_FIFO_CURSOR_X:
2304	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_CURSOR_X = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2305	break;
2306	case SVGA_FIFO_CURSOR_Y:
2307	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_CURSOR_Y = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2308	break;
2309	case SVGA_FIFO_CURSOR_COUNT:
2310	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_CURSOR_COUNT = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2311	break;
2312	case SVGA_FIFO_CURSOR_LAST_UPDATED:
2313	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_CURSOR_LAST_UPDATED = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2314	break;
2315	case SVGA_FIFO_RESERVED:
2316	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_RESERVED = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2317	break;
2318	case SVGA_FIFO_CURSOR_SCREEN_ID:
2319	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_CURSOR_SCREEN_ID = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2320	break;
2321	case SVGA_FIFO_DEAD:
2322	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_DEAD = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2323	break;
2324	case SVGA_FIFO_3D_HWVERSION_REVISED:
2325	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_HWVERSION_REVISED = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2326	break;
2327	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_3D:
2328	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_3D = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2329	break;
2330	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_LIGHTS:
2331	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_LIGHTS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2332	break;
2333	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_TEXTURES:
2334	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_TEXTURES = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2335	break;
2336	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_CLIP_PLANES:
2337	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_CLIP_PLANES = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2338	break;
2339	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_VERTEX_SHADER_VERSION:
2340	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_VERTEX_SHADER_VERSION = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2341	break;
2342	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_VERTEX_SHADER:
2343	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_VERTEX_SHADER = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2344	break;
2345	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_FRAGMENT_SHADER_VERSION:
2346	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_FRAGMENT_SHADER_VERSION = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2347	break;
2348	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_FRAGMENT_SHADER:
2349	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_FRAGMENT_SHADER = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2350	break;
2351	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_RENDER_TARGETS:
2352	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_RENDER_TARGETS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2353	break;
2354	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_S23E8_TEXTURES:
2355	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_S23E8_TEXTURES = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2356	break;
2357	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_S10E5_TEXTURES:
2358	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_S10E5_TEXTURES = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2359	break;
2360	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_FIXED_VERTEXBLEND:
2361	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_FIXED_VERTEXBLEND = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2362	break;
2363	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_D16_BUFFER_FORMAT:
2364	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_D16_BUFFER_FORMAT = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2365	break;
2366	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_D24S8_BUFFER_FORMAT:
2367	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_D24S8_BUFFER_FORMAT = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2368	break;
2369	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_D24X8_BUFFER_FORMAT:
2370	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_D24X8_BUFFER_FORMAT = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2371	break;
2372	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_QUERY_TYPES:
2373	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_QUERY_TYPES = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2374	break;
2375	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_TEXTURE_GRADIENT_SAMPLING:
2376	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_TEXTURE_GRADIENT_SAMPLING = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2377	break;
2378	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_POINT_SIZE:
2379	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_POINT_SIZE = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2380	break;
2381	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_SHADER_TEXTURES:
2382	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_SHADER_TEXTURES = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2383	break;
2384	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_TEXTURE_WIDTH:
2385	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_TEXTURE_WIDTH = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2386	break;
2387	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_TEXTURE_HEIGHT:
2388	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_TEXTURE_HEIGHT = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2389	break;
2390	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_VOLUME_EXTENT:
2391	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_VOLUME_EXTENT = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2392	break;
2393	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_TEXTURE_REPEAT:
2394	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_TEXTURE_REPEAT = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2395	break;
2396	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_TEXTURE_ASPECT_RATIO:
2397	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_TEXTURE_ASPECT_RATIO = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2398	break;
2399	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_TEXTURE_ANISOTROPY:
2400	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_TEXTURE_ANISOTROPY = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2401	break;
2402	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_PRIMITIVE_COUNT:
2403	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_PRIMITIVE_COUNT = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2404	break;
2405	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_VERTEX_INDEX:
2406	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_VERTEX_INDEX = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2407	break;
2408	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_VERTEX_SHADER_INSTRUCTIONS:
2409	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_VERTEX_SHADER_INSTRUCTIONS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2410	break;
2411	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_INSTRUCTIONS:
2412	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_INSTRUCTIONS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2413	break;
2414	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_VERTEX_SHADER_TEMPS:
2415	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_VERTEX_SHADER_TEMPS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2416	break;
2417	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_TEMPS:
2418	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_TEMPS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2419	break;
2420	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_TEXTURE_OPS:
2421	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_TEXTURE_OPS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2422	break;
2423	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_X8R8G8B8:
2424	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_X8R8G8B8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2425	break;
2426	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_A8R8G8B8:
2427	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_A8R8G8B8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2428	break;
2429	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_A2R10G10B10:
2430	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_A2R10G10B10 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2431	break;
2432	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_X1R5G5B5:
2433	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_X1R5G5B5 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2434	break;
2435	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_A1R5G5B5:
2436	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_A1R5G5B5 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2437	break;
2438	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_A4R4G4B4:
2439	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_A4R4G4B4 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2440	break;
2441	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_R5G6B5:
2442	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_R5G6B5 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2443	break;
2444	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE16:
2445	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE16 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2446	break;
2447	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE8_ALPHA8:
2448	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE8_ALPHA8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2449	break;
2450	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_ALPHA8:
2451	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_ALPHA8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2452	break;
2453	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE8:
2454	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2455	break;
2456	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_Z_D16:
2457	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_Z_D16 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2458	break;
2459	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_Z_D24S8:
2460	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_Z_D24S8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2461	break;
2462	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_Z_D24X8:
2463	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_Z_D24X8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2464	break;
2465	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_DXT1:
2466	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_DXT1 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2467	break;
2468	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_DXT2:
2469	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_DXT2 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2470	break;
2471	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_DXT3:
2472	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_DXT3 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2473	break;
2474	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_DXT4:
2475	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_DXT4 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2476	break;
2477	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_DXT5:
2478	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_DXT5 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2479	break;
2480	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_BUMPX8L8V8U8:
2481	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_BUMPX8L8V8U8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2482	break;
2483	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_A2W10V10U10:
2484	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_A2W10V10U10 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2485	break;
2486	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_BUMPU8V8:
2487	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_BUMPU8V8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2488	break;
2489	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_Q8W8V8U8:
2490	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_Q8W8V8U8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2491	break;
2492	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_CxV8U8:
2493	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_CxV8U8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2494	break;
2495	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_R_S10E5:
2496	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_R_S10E5 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2497	break;
2498	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_R_S23E8:
2499	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_R_S23E8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2500	break;
2501	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_RG_S10E5:
2502	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_RG_S10E5 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2503	break;
2504	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_RG_S23E8:
2505	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_RG_S23E8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2506	break;
2507	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_ARGB_S10E5:
2508	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_ARGB_S10E5 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2509	break;
2510	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_ARGB_S23E8:
2511	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_ARGB_S23E8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2512	break;
2513	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_VERTEX_SHADER_TEXTURES:
2514	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_VERTEX_SHADER_TEXTURES = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2515	break;
2516	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_SIMULTANEOUS_RENDER_TARGETS:
2517	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_SIMULTANEOUS_RENDER_TARGETS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2518	break;
2519	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_V16U16:
2520	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_V16U16 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2521	break;
2522	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_G16R16:
2523	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_G16R16 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2524	break;
2525	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_A16B16G16R16:
2526	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_A16B16G16R16 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2527	break;
2528	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_UYVY:
2529	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_UYVY = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2530	break;
2531	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_YUY2:
2532	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_YUY2 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2533	break;
2534	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MULTISAMPLE_NONMASKABLESAMPLES:
2535	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MULTISAMPLE_NONMASKABLESAMPLES = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2536	break;
2537	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MULTISAMPLE_MASKABLESAMPLES:
2538	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MULTISAMPLE_MASKABLESAMPLES = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2539	break;
2540	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_ALPHATOCOVERAGE:
2541	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_ALPHATOCOVERAGE = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2542	break;
2543	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SUPERSAMPLE:
2544	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SUPERSAMPLE = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2545	break;
2546	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_AUTOGENMIPMAPS:
2547	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_AUTOGENMIPMAPS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2548	break;
2549	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_NV12:
2550	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_NV12 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2551	break;
2552	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_AYUV:
2553	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_AYUV = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2554	break;
2555	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_CONTEXT_IDS:
2556	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_CONTEXT_IDS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2557	break;
2558	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_SURFACE_IDS:
2559	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_SURFACE_IDS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2560	break;
2561	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_Z_DF16:
2562	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_Z_DF16 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2563	break;
2564	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_Z_DF24:
2565	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_Z_DF24 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2566	break;
2567	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_Z_D24S8_INT:
2568	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_Z_D24S8_INT = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2569	break;
2570	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_BC4_UNORM:
2571	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_BC4_UNORM = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2572	break;
2573	case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_BC5_UNORM:
2574	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_BC5_UNORM = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2575	break;
2576	case SVGA_FIFO_3D_CAPS_LAST:
2577	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS_LAST = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2578	break;
2579	case SVGA_FIFO_GUEST_3D_HWVERSION:
2580	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_GUEST_3D_HWVERSION = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2581	break;
2582	case SVGA_FIFO_FENCE_GOAL:
2583	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_FENCE_GOAL = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2584	break;
2585	case SVGA_FIFO_BUSY:
2586	Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_BUSY = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
2587	break;
2588	default:
2589	Log(("vmsvgaFIFOAccess [0x%x]: %s access at offset %x = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", GCPhysOffset, pFIFO[GCPhysOffset >> 2]));
2590	break;
2591	}
2592
2593	return VINF_EM_RAW_EMULATE_INSTR;
2594	}
2595	# endif /* DEBUG_FIFO_ACCESS */
2596
2597	# if defined(VMSVGA_USE_FIFO_ACCESS_HANDLER) \|\| defined(DEBUG_FIFO_ACCESS)
2598	/**
2599	* HC access handler for the FIFO.
2600	*
2601	* @returns VINF_SUCCESS if the handler have carried out the operation.
2602	* @returns VINF_PGM_HANDLER_DO_DEFAULT if the caller should carry out the access operation.
2603	* @param pVM VM Handle.
2604	* @param pVCpu The cross context CPU structure for the calling EMT.
2605	* @param GCPhys The physical address the guest is writing to.
2606	* @param pvPhys The HC mapping of that address.
2607	* @param pvBuf What the guest is reading/writing.
2608	* @param cbBuf How much it's reading/writing.
2609	* @param enmAccessType The access type.
2610	* @param enmOrigin Who is making the access.
2611	* @param pvUser User argument.
2612	*/
2613	static DECLCALLBACK(VBOXSTRICTRC)
2614	vmsvgaR3FifoAccessHandler(PVM pVM, PVMCPU pVCpu, RTGCPHYS GCPhys, void pvPhys, void pvBuf, size_t cbBuf,
2615	PGMACCESSTYPE enmAccessType, PGMACCESSORIGIN enmOrigin, void *pvUser)
2616	{
2617	NOREF(pVCpu); NOREF(pvPhys); NOREF(pvBuf); NOREF(cbBuf); NOREF(enmOrigin); NOREF(enmAccessType); NOREF(GCPhys);
2618	PVGASTATE pThis = (PVGASTATE)pvUser;
2619	AssertPtr(pThis);
2620
2621	# ifdef VMSVGA_USE_FIFO_ACCESS_HANDLER
2622	/*
2623	* Wake up the FIFO thread as it might have work to do now.
2624	*/
2625	int rc = PDMDevHlpSUPSemEventSignal(pDevIns, pThis->svga.hFIFORequestSem);
2626	AssertLogRelRC(rc);
2627	# endif
2628
2629	# ifdef DEBUG_FIFO_ACCESS
2630	/*
2631	* When in debug-fifo-access mode, we do not disable the access handler,
2632	* but leave it on as we wish to catch all access.
2633	*/
2634	Assert(GCPhys >= pThis->svga.GCPhysFIFO);
2635	rc = vmsvgaR3DebugFifoAccess(pVM, pThis, GCPhys, enmAccessType == PGMACCESSTYPE_WRITE);
2636	# elif defined(VMSVGA_USE_FIFO_ACCESS_HANDLER)
2637	/*
2638	* Temporarily disable the access handler now that we've kicked the FIFO thread.
2639	*/
2640	STAM_REL_COUNTER_INC(&pThisCC->svga.pSvgaR3State->StatFifoAccessHandler);
2641	rc = PGMHandlerPhysicalPageTempOff(pVM, pThis->svga.GCPhysFIFO, pThis->svga.GCPhysFIFO);
2642	# endif
2643	if (RT_SUCCESS(rc))
2644	return VINF_PGM_HANDLER_DO_DEFAULT;
2645	AssertMsg(rc <= VINF_SUCCESS, ("rc=%Rrc\n", rc));
2646	return rc;
2647	}
2648	# endif /* VMSVGA_USE_FIFO_ACCESS_HANDLER \|\| DEBUG_FIFO_ACCESS */
2649
2650	#endif /* IN_RING3 */
2651
2652	#ifdef DEBUG_GMR_ACCESS
2653	# ifdef IN_RING3
2654
2655	/**
2656	* HC access handler for the FIFO.
2657	*
2658	* @returns VINF_SUCCESS if the handler have carried out the operation.
2659	* @returns VINF_PGM_HANDLER_DO_DEFAULT if the caller should carry out the access operation.
2660	* @param pVM VM Handle.
2661	* @param pVCpu The cross context CPU structure for the calling EMT.
2662	* @param GCPhys The physical address the guest is writing to.
2663	* @param pvPhys The HC mapping of that address.
2664	* @param pvBuf What the guest is reading/writing.
2665	* @param cbBuf How much it's reading/writing.
2666	* @param enmAccessType The access type.
2667	* @param enmOrigin Who is making the access.
2668	* @param pvUser User argument.
2669	*/
2670	static DECLCALLBACK(VBOXSTRICTRC)
2671	vmsvgaR3GmrAccessHandler(PVM pVM, PVMCPU pVCpu, RTGCPHYS GCPhys, void pvPhys, void pvBuf, size_t cbBuf,
2672	PGMACCESSTYPE enmAccessType, PGMACCESSORIGIN enmOrigin, void *pvUser)
2673	{
2674	PVGASTATE pThis = (PVGASTATE)pvUser;
2675	Assert(pThis);
2676	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
2677	NOREF(pVCpu); NOREF(pvPhys); NOREF(pvBuf); NOREF(cbBuf); NOREF(enmAccessType); NOREF(enmOrigin);
2678
2679	Log(("vmsvgaR3GmrAccessHandler: GMR access to page %RGp\n", GCPhys));
2680
2681	for (uint32_t i = 0; i < pThis->svga.cGMR; ++i)
2682	{
2683	PGMR pGMR = &pSVGAState->paGMR[i];
2684
2685	if (pGMR->numDescriptors)
2686	{
2687	for (uint32_t j = 0; j < pGMR->numDescriptors; j++)
2688	{
2689	if ( GCPhys >= pGMR->paDesc[j].GCPhys
2690	&& GCPhys < pGMR->paDesc[j].GCPhys + pGMR->paDesc[j].numPages * PAGE_SIZE)
2691	{
2692	/*
2693	* Turn off the write handler for this particular page and make it R/W.
2694	* Then return telling the caller to restart the guest instruction.
2695	*/
2696	int rc = PGMHandlerPhysicalPageTempOff(pVM, pGMR->paDesc[j].GCPhys, GCPhys);
2697	AssertRC(rc);
2698	return VINF_PGM_HANDLER_DO_DEFAULT;
2699	}
2700	}
2701	}
2702	}
2703
2704	return VINF_PGM_HANDLER_DO_DEFAULT;
2705	}
2706
2707	/** Callback handler for VMR3ReqCallWaitU */
2708	static DECLCALLBACK(int) vmsvgaR3RegisterGmr(PPDMDEVINS pDevIns, uint32_t gmrId)
2709	{
2710	PVGASTATE pThis = PDMDEVINS_2_DATA(pDevIns, PVGASTATE);
2711	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
2712	PGMR pGMR = &pSVGAState->paGMR[gmrId];
2713	int rc;
2714
2715	for (uint32_t i = 0; i < pGMR->numDescriptors; i++)
2716	{
2717	rc = PGMHandlerPhysicalRegister(PDMDevHlpGetVM(pDevIns),
2718	pGMR->paDesc[i].GCPhys, pGMR->paDesc[i].GCPhys + pGMR->paDesc[i].numPages * PAGE_SIZE - 1,
2719	pThis->svga.hGmrAccessHandlerType, pThis, NIL_RTR0PTR, NIL_RTRCPTR, "VMSVGA GMR");
2720	AssertRC(rc);
2721	}
2722	return VINF_SUCCESS;
2723	}
2724
2725	/** Callback handler for VMR3ReqCallWaitU */
2726	static DECLCALLBACK(int) vmsvgaR3DeregisterGmr(PPDMDEVINS pDevIns, uint32_t gmrId)
2727	{
2728	PVGASTATE pThis = PDMDEVINS_2_DATA(pDevIns, PVGASTATE);
2729	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
2730	PGMR pGMR = &pSVGAState->paGMR[gmrId];
2731
2732	for (uint32_t i = 0; i < pGMR->numDescriptors; i++)
2733	{
2734	int rc = PGMHandlerPhysicalDeregister(PDMDevHlpGetVM(pDevIns), pGMR->paDesc[i].GCPhys);
2735	AssertRC(rc);
2736	}
2737	return VINF_SUCCESS;
2738	}
2739
2740	/** Callback handler for VMR3ReqCallWaitU */
2741	static DECLCALLBACK(int) vmsvgaR3ResetGmrHandlers(PVGASTATE pThis)
2742	{
2743	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
2744
2745	for (uint32_t i = 0; i < pThis->svga.cGMR; ++i)
2746	{
2747	PGMR pGMR = &pSVGAState->paGMR[i];
2748
2749	if (pGMR->numDescriptors)
2750	{
2751	for (uint32_t j = 0; j < pGMR->numDescriptors; j++)
2752	{
2753	int rc = PGMHandlerPhysicalReset(PDMDevHlpGetVM(pDevIns), pGMR->paDesc[j].GCPhys);
2754	AssertRC(rc);
2755	}
2756	}
2757	}
2758	return VINF_SUCCESS;
2759	}
2760
2761	# endif /* IN_RING3 */
2762	#endif /* DEBUG_GMR_ACCESS */
2763
2764	/* -=-=-=-=-=- Ring 3 -=-=-=-=-=- */
2765
2766	#ifdef IN_RING3
2767
2768
2769	/**
2770	* Common worker for changing the pointer shape.
2771	*
2772	* @param pThisCC The VGA/VMSVGA state for ring-3.
2773	* @param pSVGAState The VMSVGA ring-3 instance data.
2774	* @param fAlpha Whether there is alpha or not.
2775	* @param xHot Hotspot x coordinate.
2776	* @param yHot Hotspot y coordinate.
2777	* @param cx Width.
2778	* @param cy Height.
2779	* @param pbData Heap copy of the cursor data. Consumed.
2780	* @param cbData The size of the data.
2781	*/
2782	static void vmsvgaR3InstallNewCursor(PVGASTATECC pThisCC, PVMSVGAR3STATE pSVGAState, bool fAlpha,
2783	uint32_t xHot, uint32_t yHot, uint32_t cx, uint32_t cy, uint8_t *pbData, uint32_t cbData)
2784	{
2785	LogRel2(("vmsvgaR3InstallNewCursor: cx=%d cy=%d xHot=%d yHot=%d fAlpha=%d cbData=%#x\n", cx, cy, xHot, yHot, fAlpha, cbData));
2786	# ifdef LOG_ENABLED
2787	if (LogIs2Enabled())
2788	{
2789	uint32_t cbAndLine = RT_ALIGN(cx, 8) / 8;
2790	if (!fAlpha)
2791	{
2792	Log2(("VMSVGA Cursor AND mask (%d,%d):\n", cx, cy));
2793	for (uint32_t y = 0; y < cy; y++)
2794	{
2795	Log2(("%3u:", y));
2796	uint8_t const pbLine = &pbData[y cbAndLine];
2797	for (uint32_t x = 0; x < cx; x += 8)
2798	{
2799	uint8_t b = pbLine[x / 8];
2800	char szByte[12];
2801	szByte[0] = b & 0x80 ? '' : ' '; / most significant bit first */
2802	szByte[1] = b & 0x40 ? '*' : ' ';
2803	szByte[2] = b & 0x20 ? '*' : ' ';
2804	szByte[3] = b & 0x10 ? '*' : ' ';
2805	szByte[4] = b & 0x08 ? '*' : ' ';
2806	szByte[5] = b & 0x04 ? '*' : ' ';
2807	szByte[6] = b & 0x02 ? '*' : ' ';
2808	szByte[7] = b & 0x01 ? '*' : ' ';
2809	szByte[8] = '\0';
2810	Log2(("%s", szByte));
2811	}
2812	Log2(("\n"));
2813	}
2814	}
2815
2816	Log2(("VMSVGA Cursor XOR mask (%d,%d):\n", cx, cy));
2817	uint32_t const pu32Xor = (uint32_t const )&pbData[RT_ALIGN_32(cbAndLine * cy, 4)];
2818	for (uint32_t y = 0; y < cy; y++)
2819	{
2820	Log2(("%3u:", y));
2821	uint32_t const pu32Line = &pu32Xor[y cx];
2822	for (uint32_t x = 0; x < cx; x++)
2823	Log2((" %08x", pu32Line[x]));
2824	Log2(("\n"));
2825	}
2826	}
2827	# endif
2828
2829	int rc = pThisCC->pDrv->pfnVBVAMousePointerShape(pThisCC->pDrv, true /fVisible/, fAlpha, xHot, yHot, cx, cy, pbData);
2830	AssertRC(rc);
2831
2832	if (pSVGAState->Cursor.fActive)
2833	RTMemFreeZ(pSVGAState->Cursor.pData, pSVGAState->Cursor.cbData);
2834
2835	pSVGAState->Cursor.fActive = true;
2836	pSVGAState->Cursor.xHotspot = xHot;
2837	pSVGAState->Cursor.yHotspot = yHot;
2838	pSVGAState->Cursor.width = cx;
2839	pSVGAState->Cursor.height = cy;
2840	pSVGAState->Cursor.cbData = cbData;
2841	pSVGAState->Cursor.pData = pbData;
2842	}
2843
2844
2845	/**
2846	* Handles the SVGA_CMD_DEFINE_CURSOR command.
2847	*
2848	* @param pThis The shared VGA/VMSVGA state.
2849	* @param pThisCC The VGA/VMSVGA state for ring-3.
2850	* @param pSVGAState The VMSVGA ring-3 instance data.
2851	* @param pCursor The cursor.
2852	* @param pbSrcAndMask The AND mask.
2853	* @param cbSrcAndLine The scanline length of the AND mask.
2854	* @param pbSrcXorMask The XOR mask.
2855	* @param cbSrcXorLine The scanline length of the XOR mask.
2856	*/
2857	static void vmsvgaR3CmdDefineCursor(PVGASTATE pThis, PVGASTATECC pThisCC, PVMSVGAR3STATE pSVGAState,
2858	SVGAFifoCmdDefineCursor const *pCursor,
2859	uint8_t const *pbSrcAndMask, uint32_t cbSrcAndLine,
2860	uint8_t const *pbSrcXorMask, uint32_t cbSrcXorLine)
2861	{
2862	uint32_t const cx = pCursor->width;
2863	uint32_t const cy = pCursor->height;
2864
2865	/*
2866	* Convert the input to 1-bit AND mask and a 32-bit BRGA XOR mask.
2867	* The AND data uses 8-bit aligned scanlines.
2868	* The XOR data must be starting on a 32-bit boundrary.
2869	*/
2870	uint32_t cbDstAndLine = RT_ALIGN_32(cx, 8) / 8;
2871	uint32_t cbDstAndMask = cbDstAndLine * cy;
2872	uint32_t cbDstXorMask = cx * sizeof(uint32_t) * cy;
2873	uint32_t cbCopy = RT_ALIGN_32(cbDstAndMask, 4) + cbDstXorMask;
2874
2875	uint8_t pbCopy = (uint8_t )RTMemAlloc(cbCopy);
2876	AssertReturnVoid(pbCopy);
2877
2878	/* Convert the AND mask. */
2879	uint8_t *pbDst = pbCopy;
2880	uint8_t const *pbSrc = pbSrcAndMask;
2881	switch (pCursor->andMaskDepth)
2882	{
2883	case 1:
2884	if (cbSrcAndLine == cbDstAndLine)
2885	memcpy(pbDst, pbSrc, cbSrcAndLine * cy);
2886	else
2887	{
2888	Assert(cbSrcAndLine > cbDstAndLine); /* lines are dword alined in source, but only byte in destination. */
2889	for (uint32_t y = 0; y < cy; y++)
2890	{
2891	memcpy(pbDst, pbSrc, cbDstAndLine);
2892	pbDst += cbDstAndLine;
2893	pbSrc += cbSrcAndLine;
2894	}
2895	}
2896	break;
2897	/* Should take the XOR mask into account for the multi-bit AND mask. */
2898	case 8:
2899	for (uint32_t y = 0; y < cy; y++)
2900	{
2901	for (uint32_t x = 0; x < cx; )
2902	{
2903	uint8_t bDst = 0;
2904	uint8_t fBit = 0x80;
2905	do
2906	{
2907	uintptr_t const idxPal = pbSrc[x] * 3;
2908	if ((( pThis->last_palette[idxPal]
2909	\| (pThis->last_palette[idxPal] >> 8)
2910	\| (pThis->last_palette[idxPal] >> 16)) & 0xff) > 0xfc)
2911	bDst \|= fBit;
2912	fBit >>= 1;
2913	x++;
2914	} while (x < cx && (x & 7));
2915	pbDst[(x - 1) / 8] = bDst;
2916	}
2917	pbDst += cbDstAndLine;
2918	pbSrc += cbSrcAndLine;
2919	}
2920	break;
2921	case 15:
2922	for (uint32_t y = 0; y < cy; y++)
2923	{
2924	for (uint32_t x = 0; x < cx; )
2925	{
2926	uint8_t bDst = 0;
2927	uint8_t fBit = 0x80;
2928	do
2929	{
2930	if ((pbSrc[x * 2] \| (pbSrc[x * 2 + 1] & 0x7f)) >= 0xfc)
2931	bDst \|= fBit;
2932	fBit >>= 1;
2933	x++;
2934	} while (x < cx && (x & 7));
2935	pbDst[(x - 1) / 8] = bDst;
2936	}
2937	pbDst += cbDstAndLine;
2938	pbSrc += cbSrcAndLine;
2939	}
2940	break;
2941	case 16:
2942	for (uint32_t y = 0; y < cy; y++)
2943	{
2944	for (uint32_t x = 0; x < cx; )
2945	{
2946	uint8_t bDst = 0;
2947	uint8_t fBit = 0x80;
2948	do
2949	{
2950	if ((pbSrc[x * 2] \| pbSrc[x * 2 + 1]) >= 0xfc)
2951	bDst \|= fBit;
2952	fBit >>= 1;
2953	x++;
2954	} while (x < cx && (x & 7));
2955	pbDst[(x - 1) / 8] = bDst;
2956	}
2957	pbDst += cbDstAndLine;
2958	pbSrc += cbSrcAndLine;
2959	}
2960	break;
2961	case 24:
2962	for (uint32_t y = 0; y < cy; y++)
2963	{
2964	for (uint32_t x = 0; x < cx; )
2965	{
2966	uint8_t bDst = 0;
2967	uint8_t fBit = 0x80;
2968	do
2969	{
2970	if ((pbSrc[x * 3] \| pbSrc[x * 3 + 1] \| pbSrc[x * 3 + 2]) >= 0xfc)
2971	bDst \|= fBit;
2972	fBit >>= 1;
2973	x++;
2974	} while (x < cx && (x & 7));
2975	pbDst[(x - 1) / 8] = bDst;
2976	}
2977	pbDst += cbDstAndLine;
2978	pbSrc += cbSrcAndLine;
2979	}
2980	break;
2981	case 32:
2982	for (uint32_t y = 0; y < cy; y++)
2983	{
2984	for (uint32_t x = 0; x < cx; )
2985	{
2986	uint8_t bDst = 0;
2987	uint8_t fBit = 0x80;
2988	do
2989	{
2990	if ((pbSrc[x * 4] \| pbSrc[x * 4 + 1] \| pbSrc[x * 4 + 2] \| pbSrc[x * 4 + 3]) >= 0xfc)
2991	bDst \|= fBit;
2992	fBit >>= 1;
2993	x++;
2994	} while (x < cx && (x & 7));
2995	pbDst[(x - 1) / 8] = bDst;
2996	}
2997	pbDst += cbDstAndLine;
2998	pbSrc += cbSrcAndLine;
2999	}
3000	break;
3001	default:
3002	RTMemFreeZ(pbCopy, cbCopy);
3003	AssertFailedReturnVoid();
3004	}
3005
3006	/* Convert the XOR mask. */
3007	uint32_t pu32Dst = (uint32_t )(pbCopy + RT_ALIGN_32(cbDstAndMask, 4));
3008	pbSrc = pbSrcXorMask;
3009	switch (pCursor->xorMaskDepth)
3010	{
3011	case 1:
3012	for (uint32_t y = 0; y < cy; y++)
3013	{
3014	for (uint32_t x = 0; x < cx; )
3015	{
3016	/* most significant bit is the left most one. */
3017	uint8_t bSrc = pbSrc[x / 8];
3018	do
3019	{
3020	*pu32Dst++ = bSrc & 0x80 ? UINT32_C(0x00ffffff) : 0;
3021	bSrc <<= 1;
3022	x++;
3023	} while ((x & 7) && x < cx);
3024	}
3025	pbSrc += cbSrcXorLine;
3026	}
3027	break;
3028	case 8:
3029	for (uint32_t y = 0; y < cy; y++)
3030	{
3031	for (uint32_t x = 0; x < cx; x++)
3032	{
3033	uint32_t u = pThis->last_palette[pbSrc[x]];
3034	*pu32Dst++ = u;//RT_MAKE_U32_FROM_U8(RT_BYTE1(u), RT_BYTE2(u), RT_BYTE3(u), 0);
3035	}
3036	pbSrc += cbSrcXorLine;
3037	}
3038	break;
3039	case 15: /* Src: RGB-5-5-5 */
3040	for (uint32_t y = 0; y < cy; y++)
3041	{
3042	for (uint32_t x = 0; x < cx; x++)
3043	{
3044	uint32_t const uValue = RT_MAKE_U16(pbSrc[x * 2], pbSrc[x * 2 + 1]);
3045	*pu32Dst++ = RT_MAKE_U32_FROM_U8(( uValue & 0x1f) << 3,
3046	((uValue >> 5) & 0x1f) << 3,
3047	((uValue >> 10) & 0x1f) << 3, 0);
3048	}
3049	pbSrc += cbSrcXorLine;
3050	}
3051	break;
3052	case 16: /* Src: RGB-5-6-5 */
3053	for (uint32_t y = 0; y < cy; y++)
3054	{
3055	for (uint32_t x = 0; x < cx; x++)
3056	{
3057	uint32_t const uValue = RT_MAKE_U16(pbSrc[x * 2], pbSrc[x * 2 + 1]);
3058	*pu32Dst++ = RT_MAKE_U32_FROM_U8(( uValue & 0x1f) << 3,
3059	((uValue >> 5) & 0x3f) << 2,
3060	((uValue >> 11) & 0x1f) << 3, 0);
3061	}
3062	pbSrc += cbSrcXorLine;
3063	}
3064	break;
3065	case 24:
3066	for (uint32_t y = 0; y < cy; y++)
3067	{
3068	for (uint32_t x = 0; x < cx; x++)
3069	pu32Dst++ = RT_MAKE_U32_FROM_U8(pbSrc[x3], pbSrc[x3 + 1], pbSrc[x3 + 2], 0);
3070	pbSrc += cbSrcXorLine;
3071	}
3072	break;
3073	case 32:
3074	for (uint32_t y = 0; y < cy; y++)
3075	{
3076	for (uint32_t x = 0; x < cx; x++)
3077	pu32Dst++ = RT_MAKE_U32_FROM_U8(pbSrc[x4], pbSrc[x4 + 1], pbSrc[x4 + 2], 0);
3078	pbSrc += cbSrcXorLine;
3079	}
3080	break;
3081	default:
3082	RTMemFreeZ(pbCopy, cbCopy);
3083	AssertFailedReturnVoid();
3084	}
3085
3086	/*
3087	* Pass it to the frontend/whatever.
3088	*/
3089	vmsvgaR3InstallNewCursor(pThisCC, pSVGAState, false /fAlpha/, pCursor->hotspotX, pCursor->hotspotY, cx, cy, pbCopy, cbCopy);
3090	}
3091
3092
3093	/**
3094	* Worker for vmsvgaR3FifoThread that handles an external command.
3095	*
3096	* @param pDevIns The device instance.
3097	* @param pThis The shared VGA/VMSVGA instance data.
3098	* @param pThisCC The VGA/VMSVGA state for ring-3.
3099	*/
3100	static void vmsvgaR3FifoHandleExtCmd(PPDMDEVINS pDevIns, PVGASTATE pThis, PVGASTATECC pThisCC)
3101	{
3102	uint8_t uExtCmd = pThis->svga.u8FIFOExtCommand;
3103	switch (pThis->svga.u8FIFOExtCommand)
3104	{
3105	case VMSVGA_FIFO_EXTCMD_RESET:
3106	Log(("vmsvgaR3FifoLoop: reset the fifo thread.\n"));
3107	Assert(pThisCC->svga.pvFIFOExtCmdParam == NULL);
3108	# ifdef VBOX_WITH_VMSVGA3D
3109	if (pThis->svga.f3DEnabled)
3110	{
3111	/* The 3d subsystem must be reset from the fifo thread. */
3112	vmsvgaR3ResetScreens(pThisCC); /** @todo Also destroy screens on PowerOff. */
3113	vmsvga3dReset(pThisCC);
3114	}
3115	# endif
3116	break;
3117
3118	case VMSVGA_FIFO_EXTCMD_TERMINATE:
3119	Log(("vmsvgaR3FifoLoop: terminate the fifo thread.\n"));
3120	Assert(pThisCC->svga.pvFIFOExtCmdParam == NULL);
3121	# ifdef VBOX_WITH_VMSVGA3D
3122	if (pThis->svga.f3DEnabled)
3123	{
3124	/* The 3d subsystem must be shut down from the fifo thread. */
3125	vmsvga3dTerminate(pThisCC);
3126	}
3127	# endif
3128	break;
3129
3130	case VMSVGA_FIFO_EXTCMD_SAVESTATE:
3131	{
3132	Log(("vmsvgaR3FifoLoop: VMSVGA_FIFO_EXTCMD_SAVESTATE.\n"));
3133	PSSMHANDLE pSSM = (PSSMHANDLE)pThisCC->svga.pvFIFOExtCmdParam;
3134	AssertLogRelMsgBreak(RT_VALID_PTR(pSSM), ("pSSM=%p\n", pSSM));
3135	vmsvgaR3SaveExecFifo(pDevIns->pHlpR3, pThisCC, pSSM);
3136	# ifdef VBOX_WITH_VMSVGA3D
3137	if (pThis->svga.f3DEnabled)
3138	vmsvga3dSaveExec(pDevIns, pThisCC, pSSM);
3139	# endif
3140	break;
3141	}
3142
3143	case VMSVGA_FIFO_EXTCMD_LOADSTATE:
3144	{
3145	Log(("vmsvgaR3FifoLoop: VMSVGA_FIFO_EXTCMD_LOADSTATE.\n"));
3146	PVMSVGA_STATE_LOAD pLoadState = (PVMSVGA_STATE_LOAD)pThisCC->svga.pvFIFOExtCmdParam;
3147	AssertLogRelMsgBreak(RT_VALID_PTR(pLoadState), ("pLoadState=%p\n", pLoadState));
3148	vmsvgaR3LoadExecFifo(pDevIns->pHlpR3, pThis, pThisCC, pLoadState->pSSM, pLoadState->uVersion, pLoadState->uPass);
3149	# ifdef VBOX_WITH_VMSVGA3D
3150	if (pThis->svga.f3DEnabled)
3151	vmsvga3dLoadExec(pDevIns, pThis, pThisCC, pLoadState->pSSM, pLoadState->uVersion, pLoadState->uPass);
3152	# endif
3153	break;
3154	}
3155
3156	case VMSVGA_FIFO_EXTCMD_UPDATE_SURFACE_HEAP_BUFFERS:
3157	{
3158	# ifdef VBOX_WITH_VMSVGA3D
3159	uint32_t sid = (uint32_t)(uintptr_t)pThisCC->svga.pvFIFOExtCmdParam;
3160	Log(("vmsvgaR3FifoLoop: VMSVGA_FIFO_EXTCMD_UPDATE_SURFACE_HEAP_BUFFERS sid=%#x\n", sid));
3161	vmsvga3dUpdateHeapBuffersForSurfaces(pThisCC, sid);
3162	# endif
3163	break;
3164	}
3165
3166
3167	default:
3168	AssertLogRelMsgFailed(("uExtCmd=%#x pvFIFOExtCmdParam=%p\n", uExtCmd, pThisCC->svga.pvFIFOExtCmdParam));
3169	break;
3170	}
3171
3172	/*
3173	* Signal the end of the external command.
3174	*/
3175	pThisCC->svga.pvFIFOExtCmdParam = NULL;
3176	pThis->svga.u8FIFOExtCommand = VMSVGA_FIFO_EXTCMD_NONE;
3177	ASMMemoryFence(); /* paranoia^2 */
3178	int rc = RTSemEventSignal(pThisCC->svga.hFIFOExtCmdSem);
3179	AssertLogRelRC(rc);
3180	}
3181
3182	/**
3183	* Worker for vmsvgaR3Destruct, vmsvgaR3Reset, vmsvgaR3Save and vmsvgaR3Load for
3184	* doing a job on the FIFO thread (even when it's officially suspended).
3185	*
3186	* @returns VBox status code (fully asserted).
3187	* @param pDevIns The device instance.
3188	* @param pThis The shared VGA/VMSVGA instance data.
3189	* @param pThisCC The VGA/VMSVGA state for ring-3.
3190	* @param uExtCmd The command to execute on the FIFO thread.
3191	* @param pvParam Pointer to command parameters.
3192	* @param cMsWait The time to wait for the command, given in
3193	* milliseconds.
3194	*/
3195	static int vmsvgaR3RunExtCmdOnFifoThread(PPDMDEVINS pDevIns, PVGASTATE pThis, PVGASTATECC pThisCC,
3196	uint8_t uExtCmd, void *pvParam, RTMSINTERVAL cMsWait)
3197	{
3198	Assert(cMsWait >= RT_MS_1SEC * 5);
3199	AssertLogRelMsg(pThis->svga.u8FIFOExtCommand == VMSVGA_FIFO_EXTCMD_NONE,
3200	("old=%d new=%d\n", pThis->svga.u8FIFOExtCommand, uExtCmd));
3201
3202	int rc;
3203	PPDMTHREAD pThread = pThisCC->svga.pFIFOIOThread;
3204	PDMTHREADSTATE enmState = pThread->enmState;
3205	if (enmState == PDMTHREADSTATE_SUSPENDED)
3206	{
3207	/*
3208	* The thread is suspended, we have to temporarily wake it up so it can
3209	* perform the task.
3210	* (We ASSUME not racing code here, both wrt thread state and ext commands.)
3211	*/
3212	Log(("vmsvgaR3RunExtCmdOnFifoThread: uExtCmd=%d enmState=SUSPENDED\n", uExtCmd));
3213	/* Post the request. */
3214	pThis->svga.fFifoExtCommandWakeup = true;
3215	pThisCC->svga.pvFIFOExtCmdParam = pvParam;
3216	pThis->svga.u8FIFOExtCommand = uExtCmd;
3217	ASMMemoryFence(); /* paranoia^3 */
3218
3219	/* Resume the thread. */
3220	rc = PDMDevHlpThreadResume(pDevIns, pThread);
3221	AssertLogRelRC(rc);
3222	if (RT_SUCCESS(rc))
3223	{
3224	/* Wait. Take care in case the semaphore was already posted (same as below). */
3225	rc = RTSemEventWait(pThisCC->svga.hFIFOExtCmdSem, cMsWait);
3226	if ( rc == VINF_SUCCESS
3227	&& pThis->svga.u8FIFOExtCommand == uExtCmd)
3228	rc = RTSemEventWait(pThisCC->svga.hFIFOExtCmdSem, cMsWait);
3229	AssertLogRelMsg(pThis->svga.u8FIFOExtCommand != uExtCmd \|\| RT_FAILURE_NP(rc),
3230	("%#x %Rrc\n", pThis->svga.u8FIFOExtCommand, rc));
3231
3232	/* suspend the thread */
3233	pThis->svga.fFifoExtCommandWakeup = false;
3234	int rc2 = PDMDevHlpThreadSuspend(pDevIns, pThread);
3235	AssertLogRelRC(rc2);
3236	if (RT_FAILURE(rc2) && RT_SUCCESS(rc))
3237	rc = rc2;
3238	}
3239	pThis->svga.fFifoExtCommandWakeup = false;
3240	pThisCC->svga.pvFIFOExtCmdParam = NULL;
3241	}
3242	else if (enmState == PDMTHREADSTATE_RUNNING)
3243	{
3244	/*
3245	* The thread is running, should only happen during reset and vmsvga3dsfc.
3246	* We ASSUME not racing code here, both wrt thread state and ext commands.
3247	*/
3248	Log(("vmsvgaR3RunExtCmdOnFifoThread: uExtCmd=%d enmState=RUNNING\n", uExtCmd));
3249	Assert(uExtCmd == VMSVGA_FIFO_EXTCMD_RESET \|\| uExtCmd == VMSVGA_FIFO_EXTCMD_UPDATE_SURFACE_HEAP_BUFFERS);
3250
3251	/* Post the request. */
3252	pThisCC->svga.pvFIFOExtCmdParam = pvParam;
3253	pThis->svga.u8FIFOExtCommand = uExtCmd;
3254	ASMMemoryFence(); /* paranoia^2 */
3255	rc = PDMDevHlpSUPSemEventSignal(pDevIns, pThis->svga.hFIFORequestSem);
3256	AssertLogRelRC(rc);
3257
3258	/* Wait. Take care in case the semaphore was already posted (same as above). */
3259	rc = RTSemEventWait(pThisCC->svga.hFIFOExtCmdSem, cMsWait);
3260	if ( rc == VINF_SUCCESS
3261	&& pThis->svga.u8FIFOExtCommand == uExtCmd)
3262	rc = RTSemEventWait(pThisCC->svga.hFIFOExtCmdSem, cMsWait); /* it was already posted, retry the wait. */
3263	AssertLogRelMsg(pThis->svga.u8FIFOExtCommand != uExtCmd \|\| RT_FAILURE_NP(rc),
3264	("%#x %Rrc\n", pThis->svga.u8FIFOExtCommand, rc));
3265
3266	pThisCC->svga.pvFIFOExtCmdParam = NULL;
3267	}
3268	else
3269	{
3270	/*
3271	* Something is wrong with the thread!
3272	*/
3273	AssertLogRelMsgFailed(("uExtCmd=%d enmState=%d\n", uExtCmd, enmState));
3274	rc = VERR_INVALID_STATE;
3275	}
3276	return rc;
3277	}
3278
3279
3280	/**
3281	* Marks the FIFO non-busy, notifying any waiting EMTs.
3282	*
3283	* @param pDevIns The device instance.
3284	* @param pThis The shared VGA/VMSVGA instance data.
3285	* @param pThisCC The VGA/VMSVGA state for ring-3.
3286	* @param pSVGAState Pointer to the ring-3 only SVGA state data.
3287	* @param offFifoMin The start byte offset of the command FIFO.
3288	*/
3289	static void vmsvgaR3FifoSetNotBusy(PPDMDEVINS pDevIns, PVGASTATE pThis, PVGASTATECC pThisCC, PVMSVGAR3STATE pSVGAState, uint32_t offFifoMin)
3290	{
3291	ASMAtomicAndU32(&pThis->svga.fBusy, ~(VMSVGA_BUSY_F_FIFO \| VMSVGA_BUSY_F_EMT_FORCE));
3292	if (VMSVGA_IS_VALID_FIFO_REG(SVGA_FIFO_BUSY, offFifoMin))
3293	vmsvgaHCSafeFifoBusyRegUpdate(pThis, pThisCC, pThis->svga.fBusy != 0);
3294
3295	/* Wake up any waiting EMTs. */
3296	if (pSVGAState->cBusyDelayedEmts > 0)
3297	{
3298	# ifdef VMSVGA_USE_EMT_HALT_CODE
3299	PVM pVM = PDMDevHlpGetVM(pDevIns);
3300	VMCPUID idCpu = VMCpuSetFindLastPresentInternal(&pSVGAState->BusyDelayedEmts);
3301	if (idCpu != NIL_VMCPUID)
3302	{
3303	VMR3NotifyCpuDeviceReady(pVM, idCpu);
3304	while (idCpu-- > 0)
3305	if (VMCPUSET_IS_PRESENT(&pSVGAState->BusyDelayedEmts, idCpu))
3306	VMR3NotifyCpuDeviceReady(pVM, idCpu);
3307	}
3308	# else
3309	int rc2 = RTSemEventMultiSignal(pSVGAState->hBusyDelayedEmts);
3310	AssertRC(rc2);
3311	# endif
3312	}
3313	}
3314
3315	/**
3316	* Reads (more) payload into the command buffer.
3317	*
3318	* @returns pbBounceBuf on success
3319	* @retval (void *)1 if the thread was requested to stop.
3320	* @retval NULL on FIFO error.
3321	*
3322	* @param cbPayloadReq The number of bytes of payload requested.
3323	* @param pFIFO The FIFO.
3324	* @param offCurrentCmd The FIFO byte offset of the current command.
3325	* @param offFifoMin The start byte offset of the command FIFO.
3326	* @param offFifoMax The end byte offset of the command FIFO.
3327	* @param pbBounceBuf The bounch buffer. Same size as the entire FIFO, so
3328	* always sufficient size.
3329	* @param pcbAlreadyRead How much payload we've already read into the bounce
3330	* buffer. (We will NEVER re-read anything.)
3331	* @param pThread The calling PDM thread handle.
3332	* @param pThis The shared VGA/VMSVGA instance data.
3333	* @param pSVGAState Pointer to the ring-3 only SVGA state data. For
3334	* statistics collection.
3335	* @param pDevIns The device instance.
3336	*/
3337	static void vmsvgaR3FifoGetCmdPayload(uint32_t cbPayloadReq, uint32_t RT_UNTRUSTED_VOLATILE_GUEST pFIFO,
3338	uint32_t offCurrentCmd, uint32_t offFifoMin, uint32_t offFifoMax,
3339	uint8_t pbBounceBuf, uint32_t pcbAlreadyRead,
3340	PPDMTHREAD pThread, PVGASTATE pThis, PVMSVGAR3STATE pSVGAState, PPDMDEVINS pDevIns)
3341	{
3342	Assert(pbBounceBuf);
3343	Assert(pcbAlreadyRead);
3344	Assert(offFifoMin < offFifoMax);
3345	Assert(offCurrentCmd >= offFifoMin && offCurrentCmd < offFifoMax);
3346	Assert(offFifoMax <= pThis->svga.cbFIFO);
3347
3348	/*
3349	* Check if the requested payload size has already been satisfied .
3350	* .
3351	* When called to read more, the caller is responsible for making sure the .
3352	* new command size (cbRequsted) never is smaller than what has already .
3353	* been read.
3354	*/
3355	uint32_t cbAlreadyRead = *pcbAlreadyRead;
3356	if (cbPayloadReq <= cbAlreadyRead)
3357	{
3358	AssertLogRelReturn(cbPayloadReq == cbAlreadyRead, NULL);
3359	return pbBounceBuf;
3360	}
3361
3362	/*
3363	* Commands bigger than the fifo buffer are invalid.
3364	*/
3365	uint32_t const cbFifoCmd = offFifoMax - offFifoMin;
3366	AssertMsgReturnStmt(cbPayloadReq <= cbFifoCmd, ("cbPayloadReq=%#x cbFifoCmd=%#x\n", cbPayloadReq, cbFifoCmd),
3367	STAM_REL_COUNTER_INC(&pSVGAState->StatFifoErrors),
3368	NULL);
3369
3370	/*
3371	* Move offCurrentCmd past the command dword.
3372	*/
3373	offCurrentCmd += sizeof(uint32_t);
3374	if (offCurrentCmd >= offFifoMax)
3375	offCurrentCmd = offFifoMin;
3376
3377	/*
3378	* Do we have sufficient payload data available already?
3379	* The host should not read beyond [SVGA_FIFO_NEXT_CMD], therefore '>=' in the condition below.
3380	*/
3381	uint32_t cbAfter, cbBefore;
3382	uint32_t offNextCmd = pFIFO[SVGA_FIFO_NEXT_CMD];
3383	RT_UNTRUSTED_NONVOLATILE_COPY_FENCE();
3384	if (offNextCmd >= offCurrentCmd)
3385	{
3386	if (RT_LIKELY(offNextCmd < offFifoMax))
3387	cbAfter = offNextCmd - offCurrentCmd;
3388	else
3389	{
3390	STAM_REL_COUNTER_INC(&pSVGAState->StatFifoErrors);
3391	LogRelMax(16, ("vmsvgaR3FifoGetCmdPayload: Invalid offNextCmd=%#x (offFifoMin=%#x offFifoMax=%#x)\n",
3392	offNextCmd, offFifoMin, offFifoMax));
3393	cbAfter = offFifoMax - offCurrentCmd;
3394	}
3395	cbBefore = 0;
3396	}
3397	else
3398	{
3399	cbAfter = offFifoMax - offCurrentCmd;
3400	if (offNextCmd >= offFifoMin)
3401	cbBefore = offNextCmd - offFifoMin;
3402	else
3403	{
3404	STAM_REL_COUNTER_INC(&pSVGAState->StatFifoErrors);
3405	LogRelMax(16, ("vmsvgaR3FifoGetCmdPayload: Invalid offNextCmd=%#x (offFifoMin=%#x offFifoMax=%#x)\n",
3406	offNextCmd, offFifoMin, offFifoMax));
3407	cbBefore = 0;
3408	}
3409	}
3410	if (cbAfter + cbBefore < cbPayloadReq)
3411	{
3412	/*
3413	* Insufficient, must wait for it to arrive.
3414	*/
3415	/** @todo Should clear the busy flag here to maybe encourage the guest to wake us up. */
3416	STAM_REL_PROFILE_START(&pSVGAState->StatFifoStalls, Stall);
3417	for (uint32_t i = 0;; i++)
3418	{
3419	if (pThread->enmState != PDMTHREADSTATE_RUNNING)
3420	{
3421	STAM_REL_PROFILE_STOP(&pSVGAState->StatFifoStalls, Stall);
3422	return (void *)(uintptr_t)1;
3423	}
3424	Log(("Guest still copying (%x vs %x) current %x next %x stop %x loop %u; sleep a bit\n",
3425	cbPayloadReq, cbAfter + cbBefore, offCurrentCmd, offNextCmd, pFIFO[SVGA_FIFO_STOP], i));
3426
3427	PDMDevHlpSUPSemEventWaitNoResume(pDevIns, pThis->svga.hFIFORequestSem, i < 16 ? 1 : 2);
3428
3429	offNextCmd = pFIFO[SVGA_FIFO_NEXT_CMD];
3430	RT_UNTRUSTED_NONVOLATILE_COPY_FENCE();
3431	if (offNextCmd >= offCurrentCmd)
3432	{
3433	cbAfter = RT_MIN(offNextCmd, offFifoMax) - offCurrentCmd;
3434	cbBefore = 0;
3435	}
3436	else
3437	{
3438	cbAfter = offFifoMax - offCurrentCmd;
3439	cbBefore = RT_MAX(offNextCmd, offFifoMin) - offFifoMin;
3440	}
3441
3442	if (cbAfter + cbBefore >= cbPayloadReq)
3443	break;
3444	}
3445	STAM_REL_PROFILE_STOP(&pSVGAState->StatFifoStalls, Stall);
3446	}
3447
3448	/*
3449	* Copy out the memory and update what pcbAlreadyRead points to.
3450	*/
3451	if (cbAfter >= cbPayloadReq)
3452	memcpy(pbBounceBuf + cbAlreadyRead,
3453	(uint8_t *)pFIFO + offCurrentCmd + cbAlreadyRead,
3454	cbPayloadReq - cbAlreadyRead);
3455	else
3456	{
3457	LogFlow(("Split data buffer at %x (%u-%u)\n", offCurrentCmd, cbAfter, cbBefore));
3458	if (cbAlreadyRead < cbAfter)
3459	{
3460	memcpy(pbBounceBuf + cbAlreadyRead,
3461	(uint8_t *)pFIFO + offCurrentCmd + cbAlreadyRead,
3462	cbAfter - cbAlreadyRead);
3463	cbAlreadyRead = cbAfter;
3464	}
3465	memcpy(pbBounceBuf + cbAlreadyRead,
3466	(uint8_t *)pFIFO + offFifoMin + cbAlreadyRead - cbAfter,
3467	cbPayloadReq - cbAlreadyRead);
3468	}
3469	*pcbAlreadyRead = cbPayloadReq;
3470	RT_UNTRUSTED_NONVOLATILE_COPY_FENCE();
3471	return pbBounceBuf;
3472	}
3473
3474
3475	/**
3476	* Sends cursor position and visibility information from the FIFO to the front-end.
3477	* @returns SVGA_FIFO_CURSOR_COUNT value used.
3478	*/
3479	static uint32_t
3480	vmsvgaR3FifoUpdateCursor(PVGASTATECC pThisCC, PVMSVGAR3STATE pSVGAState, uint32_t RT_UNTRUSTED_VOLATILE_GUEST *pFIFO,
3481	uint32_t offFifoMin, uint32_t uCursorUpdateCount,
3482	uint32_t pxLast, uint32_t pyLast, uint32_t *pfLastVisible)
3483	{
3484	/*
3485	* Check if the cursor update counter has changed and try get a stable
3486	* set of values if it has. This is race-prone, especially consindering
3487	* the screen ID, but little we can do about that.
3488	*/
3489	uint32_t x, y, fVisible, idScreen;
3490	for (uint32_t i = 0; ; i++)
3491	{
3492	x = pFIFO[SVGA_FIFO_CURSOR_X];
3493	y = pFIFO[SVGA_FIFO_CURSOR_Y];
3494	fVisible = pFIFO[SVGA_FIFO_CURSOR_ON];
3495	idScreen = VMSVGA_IS_VALID_FIFO_REG(SVGA_FIFO_CURSOR_SCREEN_ID, offFifoMin)
3496	? pFIFO[SVGA_FIFO_CURSOR_SCREEN_ID] : SVGA_ID_INVALID;
3497	if ( uCursorUpdateCount == pFIFO[SVGA_FIFO_CURSOR_COUNT]
3498	\|\| i > 3)
3499	break;
3500	if (i == 0)
3501	STAM_REL_COUNTER_INC(&pSVGAState->StatFifoCursorFetchAgain);
3502	ASMNopPause();
3503	uCursorUpdateCount = pFIFO[SVGA_FIFO_CURSOR_COUNT];
3504	}
3505
3506	/*
3507	* Check if anything has changed, as calling into pDrv is not light-weight.
3508	*/
3509	if ( *pxLast == x
3510	&& *pyLast == y
3511	&& (idScreen != SVGA_ID_INVALID \|\| *pfLastVisible == fVisible))
3512	STAM_REL_COUNTER_INC(&pSVGAState->StatFifoCursorNoChange);
3513	else
3514	{
3515	/*
3516	* Detected changes.
3517	*
3518	* We handle global, not per-screen visibility information by sending
3519	* pfnVBVAMousePointerShape without shape data.
3520	*/
3521	*pxLast = x;
3522	*pyLast = y;
3523	uint32_t fFlags = VBVA_CURSOR_VALID_DATA;
3524	if (idScreen != SVGA_ID_INVALID)
3525	fFlags \|= VBVA_CURSOR_SCREEN_RELATIVE;
3526	else if (*pfLastVisible != fVisible)
3527	{
3528	LogRel2(("vmsvgaR3FifoUpdateCursor: fVisible %d fLastVisible %d (%d,%d)\n", fVisible, *pfLastVisible, x, y));
3529	*pfLastVisible = fVisible;
3530	pThisCC->pDrv->pfnVBVAMousePointerShape(pThisCC->pDrv, RT_BOOL(fVisible), false, 0, 0, 0, 0, NULL);
3531	STAM_REL_COUNTER_INC(&pSVGAState->StatFifoCursorVisiblity);
3532	}
3533	pThisCC->pDrv->pfnVBVAReportCursorPosition(pThisCC->pDrv, fFlags, idScreen, x, y);
3534	STAM_REL_COUNTER_INC(&pSVGAState->StatFifoCursorPosition);
3535	}
3536
3537	/*
3538	* Update done. Signal this to the guest.
3539	*/
3540	pFIFO[SVGA_FIFO_CURSOR_LAST_UPDATED] = uCursorUpdateCount;
3541
3542	return uCursorUpdateCount;
3543	}
3544
3545
3546	/**
3547	* Checks if there is work to be done, either cursor updating or FIFO commands.
3548	*
3549	* @returns true if pending work, false if not.
3550	* @param pFIFO The FIFO to examine.
3551	* @param uLastCursorCount The last cursor update counter value.
3552	*/
3553	DECLINLINE(bool) vmsvgaR3FifoHasWork(uint32_t RT_UNTRUSTED_VOLATILE_GUEST * const pFIFO, uint32_t uLastCursorCount)
3554	{
3555	if (pFIFO[SVGA_FIFO_NEXT_CMD] != pFIFO[SVGA_FIFO_STOP])
3556	return true;
3557
3558	if ( uLastCursorCount != pFIFO[SVGA_FIFO_CURSOR_COUNT]
3559	&& VMSVGA_IS_VALID_FIFO_REG(SVGA_FIFO_CURSOR_LAST_UPDATED, pFIFO[SVGA_FIFO_MIN]))
3560	return true;
3561
3562	return false;
3563	}
3564
3565
3566	/**
3567	* Called by the VGA refresh timer to wake up the FIFO thread when needed.
3568	*
3569	* @param pDevIns The device instance.
3570	* @param pThis The shared VGA/VMSVGA instance data.
3571	* @param pThisCC The VGA/VMSVGA state for ring-3.
3572	*/
3573	void vmsvgaR3FifoWatchdogTimer(PPDMDEVINS pDevIns, PVGASTATE pThis, PVGASTATECC pThisCC)
3574	{
3575	/* Caller already checked pThis->svga.fFIFOThreadSleeping, so we only have
3576	to recheck it before doing the signalling. */
3577	uint32_t RT_UNTRUSTED_VOLATILE_GUEST * const pFIFO = pThisCC->svga.pau32FIFO;
3578	AssertReturnVoid(pFIFO);
3579	if ( vmsvgaR3FifoHasWork(pFIFO, ASMAtomicReadU32(&pThis->svga.uLastCursorUpdateCount))
3580	&& pThis->svga.fFIFOThreadSleeping)
3581	{
3582	int rc = PDMDevHlpSUPSemEventSignal(pDevIns, pThis->svga.hFIFORequestSem);
3583	AssertRC(rc);
3584	STAM_REL_COUNTER_INC(&pThisCC->svga.pSvgaR3State->StatFifoWatchdogWakeUps);
3585	}
3586	}
3587
3588
3589	/**
3590	* Called by the FIFO thread to process pending actions.
3591	*
3592	* @param pDevIns The device instance.
3593	* @param pThis The shared VGA/VMSVGA instance data.
3594	* @param pThisCC The VGA/VMSVGA state for ring-3.
3595	*/
3596	void vmsvgaR3FifoPendingActions(PPDMDEVINS pDevIns, PVGASTATE pThis, PVGASTATECC pThisCC)
3597	{
3598	RT_NOREF(pDevIns);
3599
3600	/* Currently just mode changes. */
3601	if (ASMBitTestAndClear(&pThis->svga.u32ActionFlags, VMSVGA_ACTION_CHANGEMODE_BIT))
3602	{
3603	vmsvgaR3ChangeMode(pThis, pThisCC);
3604	# ifdef VBOX_WITH_VMSVGA3D
3605	if (pThisCC->svga.p3dState != NULL)
3606	vmsvga3dChangeMode(pThisCC);
3607	# endif
3608	}
3609	}
3610
3611
3612	/*
3613	* These two macros are put outside vmsvgaR3FifoLoop because doxygen gets confused,
3614	* even the latest version, and thinks we're documenting vmsvgaR3FifoLoop. Sigh.
3615	*/
3616	/** @def VMSVGAFIFO_GET_CMD_BUFFER_BREAK
3617	* Macro for shortening calls to vmsvgaR3FifoGetCmdPayload.
3618	*
3619	* Will break out of the switch on failure.
3620	* Will restart and quit the loop if the thread was requested to stop.
3621	*
3622	* @param a_PtrVar Request variable pointer.
3623	* @param a_Type Request typedef (not pointer) for casting.
3624	* @param a_cbPayloadReq How much payload to fetch.
3625	* @remarks Accesses a bunch of variables in the current scope!
3626	*/
3627	# define VMSVGAFIFO_GET_CMD_BUFFER_BREAK(a_PtrVar, a_Type, a_cbPayloadReq) \
3628	if (1) { \
3629	(a_PtrVar) = (a_Type *)vmsvgaR3FifoGetCmdPayload((a_cbPayloadReq), pFIFO, offCurrentCmd, offFifoMin, offFifoMax, \
3630	pbBounceBuf, &cbPayload, pThread, pThis, pSVGAState, pDevIns); \
3631	if (RT_UNLIKELY((uintptr_t)(a_PtrVar) < 2)) { if ((uintptr_t)(a_PtrVar) == 1) continue; break; } \
3632	RT_UNTRUSTED_NONVOLATILE_COPY_FENCE(); \
3633	} else do {} while (0)
3634	/* @def VMSVGAFIFO_GET_MORE_CMD_BUFFER_BREAK
3635	* Macro for shortening calls to vmsvgaR3FifoGetCmdPayload for refetching the
3636	* buffer after figuring out the actual command size.
3637	*
3638	* Will break out of the switch on failure.
3639	*
3640	* @param a_PtrVar Request variable pointer.
3641	* @param a_Type Request typedef (not pointer) for casting.
3642	* @param a_cbPayloadReq How much payload to fetch.
3643	* @remarks Accesses a bunch of variables in the current scope!
3644	*/
3645	# define VMSVGAFIFO_GET_MORE_CMD_BUFFER_BREAK(a_PtrVar, a_Type, a_cbPayloadReq) \
3646	if (1) { \
3647	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(a_PtrVar, a_Type, a_cbPayloadReq); \
3648	} else do {} while (0)
3649
3650	/**
3651	* @callback_method_impl{PFNPDMTHREADDEV, The async FIFO handling thread.}
3652	*/
3653	static DECLCALLBACK(int) vmsvgaR3FifoLoop(PPDMDEVINS pDevIns, PPDMTHREAD pThread)
3654	{
3655	PVGASTATE pThis = PDMDEVINS_2_DATA(pDevIns, PVGASTATE);
3656	PVGASTATER3 pThisCC = PDMDEVINS_2_DATA_CC(pDevIns, PVGASTATECC);
3657	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
3658	int rc;
3659
3660	# ifdef RT_OS_LINUX
3661	XInitThreads();
3662	# endif
3663
3664	if (pThread->enmState == PDMTHREADSTATE_INITIALIZING)
3665	return VINF_SUCCESS;
3666
3667	/*
3668	* Special mode where we only execute an external command and the go back
3669	* to being suspended. Currently, all ext cmds ends up here, with the reset
3670	* one also being eligble for runtime execution further down as well.
3671	*/
3672	if (pThis->svga.fFifoExtCommandWakeup)
3673	{
3674	vmsvgaR3FifoHandleExtCmd(pDevIns, pThis, pThisCC);
3675	while (pThread->enmState == PDMTHREADSTATE_RUNNING)
3676	if (pThis->svga.u8FIFOExtCommand == VMSVGA_FIFO_EXTCMD_NONE)
3677	PDMDevHlpSUPSemEventWaitNoResume(pDevIns, pThis->svga.hFIFORequestSem, RT_MS_1MIN);
3678	else
3679	vmsvgaR3FifoHandleExtCmd(pDevIns, pThis, pThisCC);
3680	return VINF_SUCCESS;
3681	}
3682
3683
3684	/*
3685	* Signal the semaphore to make sure we don't wait for 250ms after a
3686	* suspend & resume scenario (see vmsvgaR3FifoGetCmdPayload).
3687	*/
3688	PDMDevHlpSUPSemEventSignal(pDevIns, pThis->svga.hFIFORequestSem);
3689
3690	/*
3691	* Allocate a bounce buffer for command we get from the FIFO.
3692	* (All code must return via the end of the function to free this buffer.)
3693	*/
3694	uint8_t pbBounceBuf = (uint8_t )RTMemAllocZ(pThis->svga.cbFIFO);
3695	AssertReturn(pbBounceBuf, VERR_NO_MEMORY);
3696
3697	/*
3698	* Polling/sleep interval config.
3699	*
3700	* We wait for an a short interval if the guest has recently given us work
3701	* to do, but the interval increases the longer we're kept idle. Once we've
3702	* reached the refresh timer interval, we'll switch to extended waits,
3703	* depending on it or the guest to kick us into action when needed.
3704	*
3705	* Should the refresh time go fishing, we'll just continue increasing the
3706	* sleep length till we reaches the 250 ms max after about 16 seconds.
3707	*/
3708	RTMSINTERVAL const cMsMinSleep = 16;
3709	RTMSINTERVAL const cMsIncSleep = 2;
3710	RTMSINTERVAL const cMsMaxSleep = 250;
3711	RTMSINTERVAL const cMsExtendedSleep = 15 * RT_MS_1SEC; /* Regular paranoia dictates that this cannot be indefinite. */
3712	RTMSINTERVAL cMsSleep = cMsMaxSleep;
3713
3714	/*
3715	* Cursor update state (SVGA_FIFO_CAP_CURSOR_BYPASS_3).
3716	*
3717	* Initialize with values that will detect an update from the guest.
3718	* Make sure that if the guest never updates the cursor position, then the device does not report it.
3719	* The guest has to change the value of uLastCursorUpdateCount, when the cursor position is actually updated.
3720	* xLastCursor, yLastCursor and fLastCursorVisible are set to report the first update.
3721	*/
3722	uint32_t RT_UNTRUSTED_VOLATILE_GUEST * const pFIFO = pThisCC->svga.pau32FIFO;
3723	pThis->svga.uLastCursorUpdateCount = pFIFO[SVGA_FIFO_CURSOR_COUNT];
3724	uint32_t xLastCursor = ~pFIFO[SVGA_FIFO_CURSOR_X];
3725	uint32_t yLastCursor = ~pFIFO[SVGA_FIFO_CURSOR_Y];
3726	uint32_t fLastCursorVisible = ~pFIFO[SVGA_FIFO_CURSOR_ON];
3727
3728	/*
3729	* The FIFO loop.
3730	*/
3731	LogFlow(("vmsvgaR3FifoLoop: started loop\n"));
3732	bool fBadOrDisabledFifo = false;
3733	while (pThread->enmState == PDMTHREADSTATE_RUNNING)
3734	{
3735	# if defined(RT_OS_DARWIN) && defined(VBOX_WITH_VMSVGA3D)
3736	/*
3737	* Should service the run loop every so often.
3738	*/
3739	if (pThis->svga.f3DEnabled)
3740	vmsvga3dCocoaServiceRunLoop();
3741	# endif
3742
3743	/* First check any pending actions. */
3744	vmsvgaR3FifoPendingActions(pDevIns, pThis, pThisCC);
3745
3746	/*
3747	* Unless there's already work pending, go to sleep for a short while.
3748	* (See polling/sleep interval config above.)
3749	*/
3750	if ( fBadOrDisabledFifo
3751	\|\| !vmsvgaR3FifoHasWork(pFIFO, pThis->svga.uLastCursorUpdateCount))
3752	{
3753	ASMAtomicWriteBool(&pThis->svga.fFIFOThreadSleeping, true);
3754	Assert(pThis->cMilliesRefreshInterval > 0);
3755	if (cMsSleep < pThis->cMilliesRefreshInterval)
3756	rc = PDMDevHlpSUPSemEventWaitNoResume(pDevIns, pThis->svga.hFIFORequestSem, cMsSleep);
3757	else
3758	{
3759	# ifdef VMSVGA_USE_FIFO_ACCESS_HANDLER
3760	int rc2 = PGMHandlerPhysicalReset(PDMDevHlpGetVM(pDevIns), pThis->svga.GCPhysFIFO);
3761	AssertRC(rc2); /* No break. Racing EMTs unmapping and remapping the region. */
3762	# endif
3763	if ( !fBadOrDisabledFifo
3764	&& vmsvgaR3FifoHasWork(pFIFO, pThis->svga.uLastCursorUpdateCount))
3765	rc = VINF_SUCCESS;
3766	else
3767	{
3768	STAM_REL_PROFILE_START(&pSVGAState->StatFifoExtendedSleep, Acc);
3769	rc = PDMDevHlpSUPSemEventWaitNoResume(pDevIns, pThis->svga.hFIFORequestSem, cMsExtendedSleep);
3770	STAM_REL_PROFILE_STOP(&pSVGAState->StatFifoExtendedSleep, Acc);
3771	}
3772	}
3773	ASMAtomicWriteBool(&pThis->svga.fFIFOThreadSleeping, false);
3774	AssertBreak(RT_SUCCESS(rc) \|\| rc == VERR_TIMEOUT \|\| rc == VERR_INTERRUPTED);
3775	if (pThread->enmState != PDMTHREADSTATE_RUNNING)
3776	{
3777	LogFlow(("vmsvgaR3FifoLoop: thread state %x\n", pThread->enmState));
3778	break;
3779	}
3780	}
3781	else
3782	rc = VINF_SUCCESS;
3783	fBadOrDisabledFifo = false;
3784	if (rc == VERR_TIMEOUT)
3785	{
3786	if (!vmsvgaR3FifoHasWork(pFIFO, pThis->svga.uLastCursorUpdateCount))
3787	{
3788	cMsSleep = RT_MIN(cMsSleep + cMsIncSleep, cMsMaxSleep);
3789	continue;
3790	}
3791	STAM_REL_COUNTER_INC(&pSVGAState->StatFifoTodoTimeout);
3792
3793	Log(("vmsvgaR3FifoLoop: timeout\n"));
3794	}
3795	else if (vmsvgaR3FifoHasWork(pFIFO, pThis->svga.uLastCursorUpdateCount))
3796	STAM_REL_COUNTER_INC(&pSVGAState->StatFifoTodoWoken);
3797	cMsSleep = cMsMinSleep;
3798
3799	Log(("vmsvgaR3FifoLoop: enabled=%d configured=%d busy=%d\n", pThis->svga.fEnabled, pThis->svga.fConfigured, pFIFO[SVGA_FIFO_BUSY]));
3800	Log(("vmsvgaR3FifoLoop: min %x max %x\n", pFIFO[SVGA_FIFO_MIN], pFIFO[SVGA_FIFO_MAX]));
3801	Log(("vmsvgaR3FifoLoop: next %x stop %x\n", pFIFO[SVGA_FIFO_NEXT_CMD], pFIFO[SVGA_FIFO_STOP]));
3802
3803	/*
3804	* Handle external commands (currently only reset).
3805	*/
3806	if (pThis->svga.u8FIFOExtCommand != VMSVGA_FIFO_EXTCMD_NONE)
3807	{
3808	vmsvgaR3FifoHandleExtCmd(pDevIns, pThis, pThisCC);
3809	continue;
3810	}
3811
3812	/*
3813	* The device must be enabled and configured.
3814	*/
3815	if ( !pThis->svga.fEnabled
3816	\|\| !pThis->svga.fConfigured)
3817	{
3818	vmsvgaR3FifoSetNotBusy(pDevIns, pThis, pThisCC, pSVGAState, pFIFO[SVGA_FIFO_MIN]);
3819	fBadOrDisabledFifo = true;
3820	cMsSleep = cMsMaxSleep; /* cheat */
3821	continue;
3822	}
3823
3824	/*
3825	* Get and check the min/max values. We ASSUME that they will remain
3826	* unchanged while we process requests. A further ASSUMPTION is that
3827	* the guest won't mess with SVGA_FIFO_NEXT_CMD while we're busy, so
3828	* we don't read it back while in the loop.
3829	*/
3830	uint32_t const offFifoMin = pFIFO[SVGA_FIFO_MIN];
3831	uint32_t const offFifoMax = pFIFO[SVGA_FIFO_MAX];
3832	uint32_t offCurrentCmd = pFIFO[SVGA_FIFO_STOP];
3833	RT_UNTRUSTED_NONVOLATILE_COPY_FENCE();
3834	if (RT_UNLIKELY( !VMSVGA_IS_VALID_FIFO_REG(SVGA_FIFO_STOP, offFifoMin)
3835	\|\| offFifoMax <= offFifoMin
3836	\|\| offFifoMax > pThis->svga.cbFIFO
3837	\|\| (offFifoMax & 3) != 0
3838	\|\| (offFifoMin & 3) != 0
3839	\|\| offCurrentCmd < offFifoMin
3840	\|\| offCurrentCmd > offFifoMax))
3841	{
3842	STAM_REL_COUNTER_INC(&pSVGAState->StatFifoErrors);
3843	LogRelMax(8, ("vmsvgaR3FifoLoop: Bad fifo: min=%#x stop=%#x max=%#x\n", offFifoMin, offCurrentCmd, offFifoMax));
3844	vmsvgaR3FifoSetNotBusy(pDevIns, pThis, pThisCC, pSVGAState, offFifoMin);
3845	fBadOrDisabledFifo = true;
3846	continue;
3847	}
3848	RT_UNTRUSTED_VALIDATED_FENCE();
3849	if (RT_UNLIKELY(offCurrentCmd & 3))
3850	{
3851	STAM_REL_COUNTER_INC(&pSVGAState->StatFifoErrors);
3852	LogRelMax(8, ("vmsvgaR3FifoLoop: Misaligned offCurrentCmd=%#x?\n", offCurrentCmd));
3853	offCurrentCmd &= ~UINT32_C(3);
3854	}
3855
3856	/*
3857	* Update the cursor position before we start on the FIFO commands.
3858	*/
3859	/** @todo do we need to check whether the guest disabled the SVGA_FIFO_CAP_CURSOR_BYPASS_3 capability here? */
3860	if (VMSVGA_IS_VALID_FIFO_REG(SVGA_FIFO_CURSOR_LAST_UPDATED, offFifoMin))
3861	{
3862	uint32_t const uCursorUpdateCount = pFIFO[SVGA_FIFO_CURSOR_COUNT];
3863	if (uCursorUpdateCount == pThis->svga.uLastCursorUpdateCount)
3864	{ /* halfways likely */ }
3865	else
3866	{
3867	uint32_t const uNewCount = vmsvgaR3FifoUpdateCursor(pThisCC, pSVGAState, pFIFO, offFifoMin, uCursorUpdateCount,
3868	&xLastCursor, &yLastCursor, &fLastCursorVisible);
3869	ASMAtomicWriteU32(&pThis->svga.uLastCursorUpdateCount, uNewCount);
3870	}
3871	}
3872
3873	/*
3874	* Mark the FIFO as busy.
3875	*/
3876	ASMAtomicWriteU32(&pThis->svga.fBusy, VMSVGA_BUSY_F_FIFO); // Clears VMSVGA_BUSY_F_EMT_FORCE!
3877	if (VMSVGA_IS_VALID_FIFO_REG(SVGA_FIFO_BUSY, offFifoMin))
3878	ASMAtomicWriteU32(&pFIFO[SVGA_FIFO_BUSY], true);
3879
3880	/*
3881	* Execute all queued FIFO commands.
3882	* Quit if pending external command or changes in the thread state.
3883	*/
3884	bool fDone = false;
3885	while ( !(fDone = (pFIFO[SVGA_FIFO_NEXT_CMD] == offCurrentCmd))
3886	&& pThread->enmState == PDMTHREADSTATE_RUNNING)
3887	{
3888	uint32_t cbPayload = 0;
3889	uint32_t u32IrqStatus = 0;
3890
3891	Assert(offCurrentCmd < offFifoMax && offCurrentCmd >= offFifoMin);
3892
3893	/* First check any pending actions. */
3894	vmsvgaR3FifoPendingActions(pDevIns, pThis, pThisCC);
3895
3896	/* Check for pending external commands (reset). */
3897	if (pThis->svga.u8FIFOExtCommand != VMSVGA_FIFO_EXTCMD_NONE)
3898	break;
3899
3900	/*
3901	* Process the command.
3902	*/
3903	SVGAFifoCmdId const enmCmdId = (SVGAFifoCmdId)pFIFO[offCurrentCmd / sizeof(uint32_t)];
3904	RT_UNTRUSTED_NONVOLATILE_COPY_FENCE();
3905	LogFlow(("vmsvgaR3FifoLoop: FIFO command (iCmd=0x%x) %s 0x%x\n",
3906	offCurrentCmd / sizeof(uint32_t), vmsvgaR3FifoCmdToString(enmCmdId), enmCmdId));
3907	switch (enmCmdId)
3908	{
3909	case SVGA_CMD_INVALID_CMD:
3910	/* Nothing to do. */
3911	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdInvalidCmd);
3912	break;
3913
3914	case SVGA_CMD_FENCE:
3915	{
3916	SVGAFifoCmdFence *pCmdFence;
3917	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCmdFence, SVGAFifoCmdFence, sizeof(*pCmdFence));
3918	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdFence);
3919	if (VMSVGA_IS_VALID_FIFO_REG(SVGA_FIFO_FENCE, offFifoMin))
3920	{
3921	Log(("vmsvgaR3FifoLoop: SVGA_CMD_FENCE %x\n", pCmdFence->fence));
3922	pFIFO[SVGA_FIFO_FENCE] = pCmdFence->fence;
3923
3924	if (pThis->svga.u32IrqMask & SVGA_IRQFLAG_ANY_FENCE)
3925	{
3926	Log(("vmsvgaR3FifoLoop: any fence irq\n"));
3927	u32IrqStatus \|= SVGA_IRQFLAG_ANY_FENCE;
3928	}
3929	else
3930	if ( VMSVGA_IS_VALID_FIFO_REG(SVGA_FIFO_FENCE_GOAL, offFifoMin)
3931	&& (pThis->svga.u32IrqMask & SVGA_IRQFLAG_FENCE_GOAL)
3932	&& pFIFO[SVGA_FIFO_FENCE_GOAL] == pCmdFence->fence)
3933	{
3934	Log(("vmsvgaR3FifoLoop: fence goal reached irq (fence=%x)\n", pCmdFence->fence));
3935	u32IrqStatus \|= SVGA_IRQFLAG_FENCE_GOAL;
3936	}
3937	}
3938	else
3939	Log(("SVGA_CMD_FENCE is bogus when offFifoMin is %#x!\n", offFifoMin));
3940	break;
3941	}
3942	case SVGA_CMD_UPDATE:
3943	case SVGA_CMD_UPDATE_VERBOSE:
3944	{
3945	SVGAFifoCmdUpdate *pUpdate;
3946	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pUpdate, SVGAFifoCmdUpdate, sizeof(*pUpdate));
3947	if (enmCmdId == SVGA_CMD_UPDATE)
3948	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdUpdate);
3949	else
3950	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdUpdateVerbose);
3951	Log(("vmsvgaR3FifoLoop: UPDATE (%d,%d)(%d,%d)\n", pUpdate->x, pUpdate->y, pUpdate->width, pUpdate->height));
3952	/** @todo Multiple screens? */
3953	VMSVGASCREENOBJECT *pScreen = vmsvgaR3GetScreenObject(pThisCC, 0);
3954	if (!pScreen) /* Can happen if screen is not defined (aScreens[idScreen].fDefined == false) yet. */
3955	break;
3956	vmsvgaR3UpdateScreen(pThisCC, pScreen, pUpdate->x, pUpdate->y, pUpdate->width, pUpdate->height);
3957	break;
3958	}
3959
3960	case SVGA_CMD_DEFINE_CURSOR:
3961	{
3962	/* Followed by bitmap data. */
3963	SVGAFifoCmdDefineCursor *pCursor;
3964	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCursor, SVGAFifoCmdDefineCursor, sizeof(*pCursor));
3965	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdDefineCursor);
3966
3967	Log(("vmsvgaR3FifoLoop: CURSOR id=%d size (%d,%d) hotspot (%d,%d) andMaskDepth=%d xorMaskDepth=%d\n",
3968	pCursor->id, pCursor->width, pCursor->height, pCursor->hotspotX, pCursor->hotspotY,
3969	pCursor->andMaskDepth, pCursor->xorMaskDepth));
3970	AssertBreak(pCursor->height < 2048 && pCursor->width < 2048);
3971	AssertBreak(pCursor->andMaskDepth <= 32);
3972	AssertBreak(pCursor->xorMaskDepth <= 32);
3973	RT_UNTRUSTED_VALIDATED_FENCE();
3974
3975	uint32_t cbAndLine = RT_ALIGN_32(pCursor->width * (pCursor->andMaskDepth + (pCursor->andMaskDepth == 15)), 32) / 8;
3976	uint32_t cbAndMask = cbAndLine * pCursor->height;
3977	uint32_t cbXorLine = RT_ALIGN_32(pCursor->width * (pCursor->xorMaskDepth + (pCursor->xorMaskDepth == 15)), 32) / 8;
3978	uint32_t cbXorMask = cbXorLine * pCursor->height;
3979	VMSVGAFIFO_GET_MORE_CMD_BUFFER_BREAK(pCursor, SVGAFifoCmdDefineCursor, sizeof(*pCursor) + cbAndMask + cbXorMask);
3980
3981	vmsvgaR3CmdDefineCursor(pThis, pThisCC, pSVGAState, pCursor, (uint8_t const *)(pCursor + 1), cbAndLine,
3982	(uint8_t const *)(pCursor + 1) + cbAndMask, cbXorLine);
3983	break;
3984	}
3985
3986	case SVGA_CMD_DEFINE_ALPHA_CURSOR:
3987	{
3988	/* Followed by bitmap data. */
3989	uint32_t cbCursorShape, cbAndMask;
3990	uint8_t *pCursorCopy;
3991	uint32_t cbCmd;
3992
3993	SVGAFifoCmdDefineAlphaCursor *pCursor;
3994	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCursor, SVGAFifoCmdDefineAlphaCursor, sizeof(*pCursor));
3995	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdDefineAlphaCursor);
3996
3997	Log(("vmsvgaR3FifoLoop: ALPHA_CURSOR id=%d size (%d,%d) hotspot (%d,%d)\n", pCursor->id, pCursor->width, pCursor->height, pCursor->hotspotX, pCursor->hotspotY));
3998
3999	/* Check against a reasonable upper limit to prevent integer overflows in the sanity checks below. */
4000	AssertBreak(pCursor->height < 2048 && pCursor->width < 2048);
4001	RT_UNTRUSTED_VALIDATED_FENCE();
4002
4003	/* Refetch the bitmap data as well. */
4004	cbCmd = sizeof(SVGAFifoCmdDefineAlphaCursor) + pCursor->width * pCursor->height * sizeof(uint32_t) /* 32-bit BRGA format */;
4005	VMSVGAFIFO_GET_MORE_CMD_BUFFER_BREAK(pCursor, SVGAFifoCmdDefineAlphaCursor, cbCmd);
4006	/** @todo Would be more efficient to copy the data straight into pCursorCopy (memcpy below). */
4007
4008	/* The mouse pointer interface always expects an AND mask followed by the color data (XOR mask). */
4009	cbAndMask = (pCursor->width + 7) / 8 * pCursor->height; /* size of the AND mask */
4010	cbAndMask = ((cbAndMask + 3) & ~3); /* + gap for alignment */
4011	cbCursorShape = cbAndMask + pCursor->width * sizeof(uint32_t) * pCursor->height; /* + size of the XOR mask (32-bit BRGA format) */
4012
4013	pCursorCopy = (uint8_t *)RTMemAlloc(cbCursorShape);
4014	AssertPtrBreak(pCursorCopy);
4015
4016	/* Transparency is defined by the alpha bytes, so make the whole bitmap visible. */
4017	memset(pCursorCopy, 0xff, cbAndMask);
4018	/* Colour data */
4019	memcpy(pCursorCopy + cbAndMask, (pCursor + 1), pCursor->width * pCursor->height * sizeof(uint32_t));
4020
4021	vmsvgaR3InstallNewCursor(pThisCC, pSVGAState, true /fAlpha/, pCursor->hotspotX, pCursor->hotspotY,
4022	pCursor->width, pCursor->height, pCursorCopy, cbCursorShape);
4023	break;
4024	}
4025
4026	case SVGA_CMD_MOVE_CURSOR:
4027	{
4028	/* Deprecated; there should be no driver which requires this command. However, if
4029	* we do ecncounter this command, it might be useful to not get the FIFO completely out of
4030	* alignment.
4031	* May be issued by guest if SVGA_CAP_CURSOR_BYPASS is missing.
4032	*/
4033	SVGAFifoCmdMoveCursor *pMoveCursor;
4034	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pMoveCursor, SVGAFifoCmdMoveCursor, sizeof(*pMoveCursor));
4035	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdMoveCursor);
4036
4037	Log(("vmsvgaR3FifoLoop: MOVE CURSOR to %d,%d\n", pMoveCursor->pos.x, pMoveCursor->pos.y));
4038	LogRelMax(4, ("Unsupported SVGA_CMD_MOVE_CURSOR command ignored.\n"));
4039	break;
4040	}
4041
4042	case SVGA_CMD_DISPLAY_CURSOR:
4043	{
4044	/* Deprecated; there should be no driver which requires this command. However, if
4045	* we do ecncounter this command, it might be useful to not get the FIFO completely out of
4046	* alignment.
4047	* May be issued by guest if SVGA_CAP_CURSOR_BYPASS is missing.
4048	*/
4049	SVGAFifoCmdDisplayCursor *pDisplayCursor;
4050	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pDisplayCursor, SVGAFifoCmdDisplayCursor, sizeof(*pDisplayCursor));
4051	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdDisplayCursor);
4052
4053	Log(("vmsvgaR3FifoLoop: DISPLAY CURSOR id=%d state=%d\n", pDisplayCursor->id, pDisplayCursor->state));
4054	LogRelMax(4, ("Unsupported SVGA_CMD_DISPLAY_CURSOR command ignored.\n"));
4055	break;
4056	}
4057
4058	case SVGA_CMD_RECT_FILL:
4059	{
4060	SVGAFifoCmdRectFill *pRectFill;
4061	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pRectFill, SVGAFifoCmdRectFill, sizeof(*pRectFill));
4062	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdRectFill);
4063
4064	Log(("vmsvgaR3FifoLoop: RECT FILL %08X @ %d,%d (%dx%d)\n", pRectFill->pixel, pRectFill->destX, pRectFill->destY, pRectFill->width, pRectFill->height));
4065	LogRelMax(4, ("Unsupported SVGA_CMD_RECT_FILL command ignored.\n"));
4066	break;
4067	}
4068
4069	case SVGA_CMD_RECT_COPY:
4070	{
4071	SVGAFifoCmdRectCopy *pRectCopy;
4072	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pRectCopy, SVGAFifoCmdRectCopy, sizeof(*pRectCopy));
4073	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdRectCopy);
4074
4075	Log(("vmsvgaR3FifoLoop: RECT COPY %d,%d -> %d,%d (%dx%d)\n", pRectCopy->srcX, pRectCopy->srcY, pRectCopy->destX, pRectCopy->destY, pRectCopy->width, pRectCopy->height));
4076	VMSVGASCREENOBJECT *pScreen = vmsvgaR3GetScreenObject(pThisCC, 0);
4077	AssertPtrBreak(pScreen);
4078
4079	/* Check that arguments aren't complete junk. A precise check is done in vmsvgaR3RectCopy(). */
4080	AssertBreak(pRectCopy->srcX < pThis->svga.u32MaxWidth);
4081	AssertBreak(pRectCopy->destX < pThis->svga.u32MaxWidth);
4082	AssertBreak(pRectCopy->width < pThis->svga.u32MaxWidth);
4083	AssertBreak(pRectCopy->srcY < pThis->svga.u32MaxHeight);
4084	AssertBreak(pRectCopy->destY < pThis->svga.u32MaxHeight);
4085	AssertBreak(pRectCopy->height < pThis->svga.u32MaxHeight);
4086
4087	vmsvgaR3RectCopy(pThisCC, pScreen, pRectCopy->srcX, pRectCopy->srcY, pRectCopy->destX, pRectCopy->destY,
4088	pRectCopy->width, pRectCopy->height, pThis->vram_size);
4089	vmsvgaR3UpdateScreen(pThisCC, pScreen, pRectCopy->destX, pRectCopy->destY, pRectCopy->width, pRectCopy->height);
4090	break;
4091	}
4092
4093	case SVGA_CMD_RECT_ROP_COPY:
4094	{
4095	SVGAFifoCmdRectRopCopy *pRRCopy;
4096	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pRRCopy, SVGAFifoCmdRectRopCopy, sizeof(*pRRCopy));
4097	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdRectRopCopy);
4098
4099	Log(("vmsvgaR3FifoLoop: RECT ROP COPY %d,%d -> %d,%d (%dx%d) ROP %X\n", pRRCopy->srcX, pRRCopy->srcY, pRRCopy->destX, pRRCopy->destY, pRRCopy->width, pRRCopy->height, pRRCopy->rop));
4100	if (pRRCopy->rop != SVGA_ROP_COPY)
4101	{
4102	/* We only support the plain copy ROP which makes SVGA_CMD_RECT_ROP_COPY exactly the same
4103	* as SVGA_CMD_RECT_COPY. XFree86 4.1.0 and 4.2.0 drivers (driver version 10.4.0 and 10.7.0,
4104	* respectively) issue SVGA_CMD_RECT_ROP_COPY when SVGA_CAP_RECT_COPY is present even when
4105	* SVGA_CAP_RASTER_OP is not. However, the ROP will always be SVGA_ROP_COPY.
4106	*/
4107	LogRelMax(4, ("RECT ROP COPY %d,%d -> %d,%d (%dx%d) ROP %X unsupported\n", pRRCopy->srcX, pRRCopy->srcY, pRRCopy->destX, pRRCopy->destY, pRRCopy->width, pRRCopy->height, pRRCopy->rop));
4108	break;
4109	}
4110
4111	VMSVGASCREENOBJECT *pScreen = vmsvgaR3GetScreenObject(pThisCC, 0);
4112	AssertPtrBreak(pScreen);
4113
4114	/* Check that arguments aren't complete junk. A precise check is done in vmsvgaR3RectCopy(). */
4115	AssertBreak(pRRCopy->srcX < pThis->svga.u32MaxWidth);
4116	AssertBreak(pRRCopy->destX < pThis->svga.u32MaxWidth);
4117	AssertBreak(pRRCopy->width < pThis->svga.u32MaxWidth);
4118	AssertBreak(pRRCopy->srcY < pThis->svga.u32MaxHeight);
4119	AssertBreak(pRRCopy->destY < pThis->svga.u32MaxHeight);
4120	AssertBreak(pRRCopy->height < pThis->svga.u32MaxHeight);
4121
4122	vmsvgaR3RectCopy(pThisCC, pScreen, pRRCopy->srcX, pRRCopy->srcY, pRRCopy->destX, pRRCopy->destY,
4123	pRRCopy->width, pRRCopy->height, pThis->vram_size);
4124	vmsvgaR3UpdateScreen(pThisCC, pScreen, pRRCopy->destX, pRRCopy->destY, pRRCopy->width, pRRCopy->height);
4125	break;
4126	}
4127
4128	case SVGA_CMD_ESCAPE:
4129	{
4130	/* Followed by nsize bytes of data. */
4131	SVGAFifoCmdEscape *pEscape;
4132	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pEscape, SVGAFifoCmdEscape, sizeof(*pEscape));
4133	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdEscape);
4134
4135	/* Refetch the command buffer with the variable data; undo size increase (ugly) */
4136	AssertBreak(pEscape->size < pThis->svga.cbFIFO);
4137	RT_UNTRUSTED_VALIDATED_FENCE();
4138	uint32_t cbCmd = sizeof(SVGAFifoCmdEscape) + pEscape->size;
4139	VMSVGAFIFO_GET_MORE_CMD_BUFFER_BREAK(pEscape, SVGAFifoCmdEscape, cbCmd);
4140
4141	if (pEscape->nsid == SVGA_ESCAPE_NSID_VMWARE)
4142	{
4143	AssertBreak(pEscape->size >= sizeof(uint32_t));
4144	RT_UNTRUSTED_VALIDATED_FENCE();
4145	uint32_t cmd = (uint32_t )(pEscape + 1);
4146	Log(("vmsvgaR3FifoLoop: ESCAPE (%x %x) VMWARE cmd=%x\n", pEscape->nsid, pEscape->size, cmd));
4147
4148	switch (cmd)
4149	{
4150	case SVGA_ESCAPE_VMWARE_VIDEO_SET_REGS:
4151	{
4152	SVGAEscapeVideoSetRegs pVideoCmd = (SVGAEscapeVideoSetRegs )(pEscape + 1);
4153	AssertBreak(pEscape->size >= sizeof(pVideoCmd->header));
4154	uint32_t cRegs = (pEscape->size - sizeof(pVideoCmd->header)) / sizeof(pVideoCmd->items[0]);
4155
4156	Log(("SVGA_ESCAPE_VMWARE_VIDEO_SET_REGS: stream %x\n", pVideoCmd->header.streamId));
4157	for (uint32_t iReg = 0; iReg < cRegs; iReg++)
4158	Log(("SVGA_ESCAPE_VMWARE_VIDEO_SET_REGS: reg %x val %x\n", pVideoCmd->items[iReg].registerId, pVideoCmd->items[iReg].value));
4159
4160	RT_NOREF_PV(pVideoCmd);
4161	break;
4162
4163	}
4164
4165	case SVGA_ESCAPE_VMWARE_VIDEO_FLUSH:
4166	{
4167	SVGAEscapeVideoFlush pVideoCmd = (SVGAEscapeVideoFlush )(pEscape + 1);
4168	AssertBreak(pEscape->size >= sizeof(*pVideoCmd));
4169	Log(("SVGA_ESCAPE_VMWARE_VIDEO_FLUSH: stream %x\n", pVideoCmd->streamId));
4170	RT_NOREF_PV(pVideoCmd);
4171	break;
4172	}
4173
4174	default:
4175	Log(("SVGA_CMD_ESCAPE: Unknown vmware escape: %x\n", cmd));
4176	break;
4177	}
4178	}
4179	else
4180	Log(("vmsvgaR3FifoLoop: ESCAPE %x %x\n", pEscape->nsid, pEscape->size));
4181
4182	break;
4183	}
4184	# ifdef VBOX_WITH_VMSVGA3D
4185	case SVGA_CMD_DEFINE_GMR2:
4186	{
4187	SVGAFifoCmdDefineGMR2 *pCmd;
4188	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdDefineGMR2, sizeof(*pCmd));
4189	Log(("vmsvgaR3FifoLoop: SVGA_CMD_DEFINE_GMR2 id=%x %x pages\n", pCmd->gmrId, pCmd->numPages));
4190	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdDefineGmr2);
4191
4192	/* Validate current GMR id. */
4193	AssertBreak(pCmd->gmrId < pThis->svga.cGMR);
4194	AssertBreak(pCmd->numPages <= VMSVGA_MAX_GMR_PAGES);
4195	RT_UNTRUSTED_VALIDATED_FENCE();
4196
4197	if (!pCmd->numPages)
4198	{
4199	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdDefineGmr2Free);
4200	vmsvgaR3GmrFree(pThisCC, pCmd->gmrId);
4201	}
4202	else
4203	{
4204	PGMR pGMR = &pSVGAState->paGMR[pCmd->gmrId];
4205	if (pGMR->cMaxPages)
4206	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdDefineGmr2Modify);
4207
4208	/* Not sure if we should always free the descriptor, but for simplicity
4209	we do so if the new size is smaller than the current. */
4210	/** @todo always free the descriptor in SVGA_CMD_DEFINE_GMR2? */
4211	if (pGMR->cbTotal / X86_PAGE_SIZE > pGMR->cMaxPages)
4212	vmsvgaR3GmrFree(pThisCC, pCmd->gmrId);
4213
4214	pGMR->cMaxPages = pCmd->numPages;
4215	/* The rest is done by the REMAP_GMR2 command. */
4216	}
4217	break;
4218	}
4219
4220	case SVGA_CMD_REMAP_GMR2:
4221	{
4222	/* Followed by page descriptors or guest ptr. */
4223	SVGAFifoCmdRemapGMR2 *pCmd;
4224	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdRemapGMR2, sizeof(*pCmd));
4225	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdRemapGmr2);
4226
4227	Log(("vmsvgaR3FifoLoop: SVGA_CMD_REMAP_GMR2 id=%x flags=%x offset=%x npages=%x\n", pCmd->gmrId, pCmd->flags, pCmd->offsetPages, pCmd->numPages));
4228	AssertBreak(pCmd->gmrId < pThis->svga.cGMR);
4229	RT_UNTRUSTED_VALIDATED_FENCE();
4230
4231	/* Calculate the size of what comes after next and fetch it. */
4232	uint32_t cbCmd = sizeof(SVGAFifoCmdRemapGMR2);
4233	if (pCmd->flags & SVGA_REMAP_GMR2_VIA_GMR)
4234	cbCmd += sizeof(SVGAGuestPtr);
4235	else
4236	{
4237	uint32_t const cbPageDesc = (pCmd->flags & SVGA_REMAP_GMR2_PPN64) ? sizeof(uint64_t) : sizeof(uint32_t);
4238	if (pCmd->flags & SVGA_REMAP_GMR2_SINGLE_PPN)
4239	{
4240	cbCmd += cbPageDesc;
4241	pCmd->numPages = 1;
4242	}
4243	else
4244	{
4245	AssertBreak(pCmd->numPages <= pThis->svga.cbFIFO / cbPageDesc);
4246	cbCmd += cbPageDesc * pCmd->numPages;
4247	}
4248	}
4249	VMSVGAFIFO_GET_MORE_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdRemapGMR2, cbCmd);
4250
4251	/* Validate current GMR id and size. */
4252	AssertBreak(pCmd->gmrId < pThis->svga.cGMR);
4253	RT_UNTRUSTED_VALIDATED_FENCE();
4254	PGMR pGMR = &pSVGAState->paGMR[pCmd->gmrId];
4255	AssertBreak( (uint64_t)pCmd->offsetPages + pCmd->numPages
4256	<= RT_MIN(pGMR->cMaxPages, RT_MIN(VMSVGA_MAX_GMR_PAGES, UINT32_MAX / X86_PAGE_SIZE)));
4257	AssertBreak(!pCmd->offsetPages \|\| pGMR->paDesc); /** @todo */
4258
4259	if (pCmd->numPages == 0)
4260	break;
4261
4262	/** @todo Move to a separate function vmsvgaGMRRemap() */
4263
4264	/* Calc new total page count so we can use it instead of cMaxPages for allocations below. */
4265	uint32_t const cNewTotalPages = RT_MAX(pGMR->cbTotal >> X86_PAGE_SHIFT, pCmd->offsetPages + pCmd->numPages);
4266
4267	/*
4268	* We flatten the existing descriptors into a page array, overwrite the
4269	* pages specified in this command and then recompress the descriptor.
4270	*/
4271	/** @todo Optimize the GMR remap algorithm! */
4272
4273	/* Save the old page descriptors as an array of page frame numbers (address >> X86_PAGE_SHIFT) */
4274	uint64_t *paNewPage64 = NULL;
4275	if (pGMR->paDesc)
4276	{
4277	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdRemapGmr2Modify);
4278
4279	paNewPage64 = (uint64_t )RTMemAllocZ(cNewTotalPages sizeof(uint64_t));
4280	AssertPtrBreak(paNewPage64);
4281
4282	uint32_t idxPage = 0;
4283	for (uint32_t i = 0; i < pGMR->numDescriptors; i++)
4284	for (uint32_t j = 0; j < pGMR->paDesc[i].numPages; j++)
4285	paNewPage64[idxPage++] = (pGMR->paDesc[i].GCPhys + j * X86_PAGE_SIZE) >> X86_PAGE_SHIFT;
4286	AssertBreakStmt(idxPage == pGMR->cbTotal >> X86_PAGE_SHIFT, RTMemFree(paNewPage64));
4287	RT_UNTRUSTED_VALIDATED_FENCE();
4288	}
4289
4290	/* Free the old GMR if present. */
4291	if (pGMR->paDesc)
4292	RTMemFree(pGMR->paDesc);
4293
4294	/* Allocate the maximum amount possible (everything non-continuous) */
4295	PVMSVGAGMRDESCRIPTOR paDescs;
4296	pGMR->paDesc = paDescs = (PVMSVGAGMRDESCRIPTOR)RTMemAllocZ(cNewTotalPages * sizeof(VMSVGAGMRDESCRIPTOR));
4297	AssertBreakStmt(paDescs, RTMemFree(paNewPage64));
4298
4299	if (pCmd->flags & SVGA_REMAP_GMR2_VIA_GMR)
4300	{
4301	/** @todo */
4302	AssertFailed();
4303	pGMR->numDescriptors = 0;
4304	}
4305	else
4306	{
4307	uint32_t paPages32 = (uint32_t )(pCmd + 1);
4308	uint64_t paPages64 = (uint64_t )(pCmd + 1);
4309	bool fGCPhys64 = RT_BOOL(pCmd->flags & SVGA_REMAP_GMR2_PPN64);
4310
4311	if (paNewPage64)
4312	{
4313	/* Overwrite the old page array with the new page values. */
4314	if (fGCPhys64)
4315	for (uint32_t i = pCmd->offsetPages; i < pCmd->offsetPages + pCmd->numPages; i++)
4316	paNewPage64[i] = paPages64[i - pCmd->offsetPages];
4317	else
4318	for (uint32_t i = pCmd->offsetPages; i < pCmd->offsetPages + pCmd->numPages; i++)
4319	paNewPage64[i] = paPages32[i - pCmd->offsetPages];
4320
4321	/* Use the updated page array instead of the command data. */
4322	fGCPhys64 = true;
4323	paPages64 = paNewPage64;
4324	pCmd->numPages = cNewTotalPages;
4325	}
4326
4327	/* The first page. */
4328	/** @todo The 0x00000FFFFFFFFFFF mask limits to 44 bits and should not be
4329	* applied to paNewPage64. */
4330	RTGCPHYS GCPhys;
4331	if (fGCPhys64)
4332	GCPhys = (paPages64[0] << X86_PAGE_SHIFT) & UINT64_C(0x00000FFFFFFFFFFF); /* Seeing rubbish in the top bits with certain linux guests. */
4333	else
4334	GCPhys = (RTGCPHYS)paPages32[0] << PAGE_SHIFT;
4335	paDescs[0].GCPhys = GCPhys;
4336	paDescs[0].numPages = 1;
4337
4338	/* Subsequent pages. */
4339	uint32_t iDescriptor = 0;
4340	for (uint32_t i = 1; i < pCmd->numPages; i++)
4341	{
4342	if (pCmd->flags & SVGA_REMAP_GMR2_PPN64)
4343	GCPhys = (paPages64[i] << X86_PAGE_SHIFT) & UINT64_C(0x00000FFFFFFFFFFF); /* Seeing rubbish in the top bits with certain linux guests. */
4344	else
4345	GCPhys = (RTGCPHYS)paPages32[i] << X86_PAGE_SHIFT;
4346
4347	/* Continuous physical memory? */
4348	if (GCPhys == paDescs[iDescriptor].GCPhys + paDescs[iDescriptor].numPages * X86_PAGE_SIZE)
4349	{
4350	Assert(paDescs[iDescriptor].numPages);
4351	paDescs[iDescriptor].numPages++;
4352	Log5Func(("Page %x GCPhys=%RGp successor\n", i, GCPhys));
4353	}
4354	else
4355	{
4356	iDescriptor++;
4357	paDescs[iDescriptor].GCPhys = GCPhys;
4358	paDescs[iDescriptor].numPages = 1;
4359	Log5Func(("Page %x GCPhys=%RGp\n", i, paDescs[iDescriptor].GCPhys));
4360	}
4361	}
4362
4363	pGMR->cbTotal = cNewTotalPages << X86_PAGE_SHIFT;
4364	Log5Func(("Nr of descriptors %x; cbTotal=%#x\n", iDescriptor + 1, cNewTotalPages));
4365	pGMR->numDescriptors = iDescriptor + 1;
4366	}
4367
4368	if (paNewPage64)
4369	RTMemFree(paNewPage64);
4370
4371	# ifdef DEBUG_GMR_ACCESS
4372	VMR3ReqCallWaitU(PDMDevHlpGetUVM(pDevIns), VMCPUID_ANY, (PFNRT)vmsvgaR3RegisterGmr, 2, pDevIns, pCmd->gmrId);
4373	# endif
4374	break;
4375	}
4376	# endif // VBOX_WITH_VMSVGA3D
4377	case SVGA_CMD_DEFINE_SCREEN:
4378	{
4379	/* The size of this command is specified by the guest and depends on capabilities. */
4380	Assert(pFIFO[SVGA_FIFO_CAPABILITIES] & SVGA_FIFO_CAP_SCREEN_OBJECT_2);
4381
4382	SVGAFifoCmdDefineScreen *pCmd;
4383	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdDefineScreen, sizeof(pCmd->screen.structSize));
4384	AssertBreak(pCmd->screen.structSize < pThis->svga.cbFIFO);
4385	RT_UNTRUSTED_VALIDATED_FENCE();
4386
4387	RT_BZERO(&pCmd->screen.id, sizeof(*pCmd) - RT_OFFSETOF(SVGAFifoCmdDefineScreen, screen.id));
4388	VMSVGAFIFO_GET_MORE_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdDefineScreen, RT_MAX(sizeof(pCmd->screen.structSize), pCmd->screen.structSize));
4389	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdDefineScreen);
4390
4391	LogFunc(("SVGA_CMD_DEFINE_SCREEN id=%x flags=%x size=(%d,%d) root=(%d,%d) %d:0x%x 0x%x\n",
4392	pCmd->screen.id, pCmd->screen.flags, pCmd->screen.size.width, pCmd->screen.size.height, pCmd->screen.root.x, pCmd->screen.root.y,
4393	pCmd->screen.backingStore.ptr.gmrId, pCmd->screen.backingStore.ptr.offset, pCmd->screen.backingStore.pitch));
4394
4395	uint32_t const idScreen = pCmd->screen.id;
4396	AssertBreak(idScreen < RT_ELEMENTS(pThisCC->svga.pSvgaR3State->aScreens));
4397
4398	uint32_t const uWidth = pCmd->screen.size.width;
4399	AssertBreak(uWidth <= pThis->svga.u32MaxWidth);
4400
4401	uint32_t const uHeight = pCmd->screen.size.height;
4402	AssertBreak(uHeight <= pThis->svga.u32MaxHeight);
4403
4404	uint32_t const cbWidth = uWidth * ((32 + 7) / 8); /** @todo 32? */
4405	uint32_t const cbPitch = pCmd->screen.backingStore.pitch ? pCmd->screen.backingStore.pitch : cbWidth;
4406	AssertBreak(cbWidth <= cbPitch);
4407
4408	uint32_t const uScreenOffset = pCmd->screen.backingStore.ptr.offset;
4409	AssertBreak(uScreenOffset < pThis->vram_size);
4410
4411	uint32_t const cbVram = pThis->vram_size - uScreenOffset;
4412	/* If we have a not zero pitch, then height can't exceed the available VRAM. */
4413	AssertBreak( (uHeight == 0 && cbPitch == 0)
4414	\|\| (cbPitch > 0 && uHeight <= cbVram / cbPitch));
4415	RT_UNTRUSTED_VALIDATED_FENCE();
4416
4417	VMSVGASCREENOBJECT *pScreen = &pThisCC->svga.pSvgaR3State->aScreens[idScreen];
4418
4419	bool const fBlank = RT_BOOL(pCmd->screen.flags & (SVGA_SCREEN_DEACTIVATE \| SVGA_SCREEN_BLANKING));
4420
4421	pScreen->fDefined = true;
4422	pScreen->fModified = true;
4423	pScreen->fuScreen = pCmd->screen.flags;
4424	pScreen->idScreen = idScreen;
4425	if (!fBlank)
4426	{
4427	AssertBreak(uWidth > 0 && uHeight > 0);
4428
4429	pScreen->xOrigin = pCmd->screen.root.x;
4430	pScreen->yOrigin = pCmd->screen.root.y;
4431	pScreen->cWidth = uWidth;
4432	pScreen->cHeight = uHeight;
4433	pScreen->offVRAM = uScreenOffset;
4434	pScreen->cbPitch = cbPitch;
4435	pScreen->cBpp = 32;
4436	}
4437	else
4438	{
4439	/* Keep old values. */
4440	}
4441
4442	pThis->svga.fGFBRegisters = false;
4443	vmsvgaR3ChangeMode(pThis, pThisCC);
4444
4445	# ifdef VBOX_WITH_VMSVGA3D
4446	vmsvga3dDefineScreen(pThisCC, pScreen);
4447	# endif
4448	break;
4449	}
4450
4451	case SVGA_CMD_DESTROY_SCREEN:
4452	{
4453	SVGAFifoCmdDestroyScreen *pCmd;
4454	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdDestroyScreen, sizeof(*pCmd));
4455	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdDestroyScreen);
4456
4457	Log(("vmsvgaR3FifoLoop: SVGA_CMD_DESTROY_SCREEN id=%x\n", pCmd->screenId));
4458
4459	uint32_t const idScreen = pCmd->screenId;
4460	AssertBreak(idScreen < RT_ELEMENTS(pThisCC->svga.pSvgaR3State->aScreens));
4461	RT_UNTRUSTED_VALIDATED_FENCE();
4462
4463	VMSVGASCREENOBJECT *pScreen = &pThisCC->svga.pSvgaR3State->aScreens[idScreen];
4464	pScreen->fModified = true;
4465	pScreen->fDefined = false;
4466	pScreen->idScreen = idScreen;
4467
4468	# ifdef VBOX_WITH_VMSVGA3D
4469	vmsvga3dDestroyScreen(pThisCC, pScreen);
4470	# endif
4471	vmsvgaR3ChangeMode(pThis, pThisCC);
4472	break;
4473	}
4474
4475	case SVGA_CMD_DEFINE_GMRFB:
4476	{
4477	SVGAFifoCmdDefineGMRFB *pCmd;
4478	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdDefineGMRFB, sizeof(*pCmd));
4479	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdDefineGmrFb);
4480
4481	Log(("vmsvgaR3FifoLoop: SVGA_CMD_DEFINE_GMRFB gmr=%x offset=%x bytesPerLine=%x bpp=%d color depth=%d\n", pCmd->ptr.gmrId, pCmd->ptr.offset, pCmd->bytesPerLine, pCmd->format.s.bitsPerPixel, pCmd->format.s.colorDepth));
4482	pSVGAState->GMRFB.ptr = pCmd->ptr;
4483	pSVGAState->GMRFB.bytesPerLine = pCmd->bytesPerLine;
4484	pSVGAState->GMRFB.format = pCmd->format;
4485	break;
4486	}
4487
4488	case SVGA_CMD_BLIT_GMRFB_TO_SCREEN:
4489	{
4490	SVGAFifoCmdBlitGMRFBToScreen *pCmd;
4491	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdBlitGMRFBToScreen, sizeof(*pCmd));
4492	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdBlitGmrFbToScreen);
4493
4494	LogFunc(("SVGA_CMD_BLIT_GMRFB_TO_SCREEN src=(%d,%d) dest id=%d (%d,%d)(%d,%d)\n",
4495	pCmd->srcOrigin.x, pCmd->srcOrigin.y, pCmd->destScreenId, pCmd->destRect.left, pCmd->destRect.top, pCmd->destRect.right, pCmd->destRect.bottom));
4496
4497	AssertBreak(pCmd->destScreenId < RT_ELEMENTS(pThisCC->svga.pSvgaR3State->aScreens));
4498	RT_UNTRUSTED_VALIDATED_FENCE();
4499
4500	VMSVGASCREENOBJECT *pScreen = vmsvgaR3GetScreenObject(pThisCC, pCmd->destScreenId);
4501	AssertPtrBreak(pScreen);
4502
4503	/** @todo Support GMRFB.format.s.bitsPerPixel != pThis->svga.uBpp */
4504	AssertBreak(pSVGAState->GMRFB.format.s.bitsPerPixel == pScreen->cBpp);
4505
4506	/* Clip destRect to the screen dimensions. */
4507	SVGASignedRect screenRect;
4508	screenRect.left = 0;
4509	screenRect.top = 0;
4510	screenRect.right = pScreen->cWidth;
4511	screenRect.bottom = pScreen->cHeight;
4512	SVGASignedRect clipRect = pCmd->destRect;
4513	vmsvgaR3ClipRect(&screenRect, &clipRect);
4514	RT_UNTRUSTED_VALIDATED_FENCE();
4515
4516	uint32_t const width = clipRect.right - clipRect.left;
4517	uint32_t const height = clipRect.bottom - clipRect.top;
4518
4519	if ( width == 0
4520	\|\| height == 0)
4521	break; /* Nothing to do. */
4522
4523	int32_t const srcx = pCmd->srcOrigin.x + (clipRect.left - pCmd->destRect.left);
4524	int32_t const srcy = pCmd->srcOrigin.y + (clipRect.top - pCmd->destRect.top);
4525
4526	/* Copy the defined by GMRFB image to the screen 0 VRAM area.
4527	* Prepare parameters for vmsvgaR3GmrTransfer.
4528	*/
4529	AssertBreak(pScreen->offVRAM < pThis->vram_size); /* Paranoia. Ensured by SVGA_CMD_DEFINE_SCREEN. */
4530
4531	/* Destination: host buffer which describes the screen 0 VRAM.
4532	* Important are pbHstBuf and cbHstBuf. offHst and cbHstPitch are verified by vmsvgaR3GmrTransfer.
4533	*/
4534	uint8_t * const pbHstBuf = (uint8_t *)pThisCC->pbVRam + pScreen->offVRAM;
4535	uint32_t const cbScanline = pScreen->cbPitch ? pScreen->cbPitch :
4536	width * (RT_ALIGN(pScreen->cBpp, 8) / 8);
4537	uint32_t cbHstBuf = cbScanline * pScreen->cHeight;
4538	if (cbHstBuf > pThis->vram_size - pScreen->offVRAM)
4539	cbHstBuf = pThis->vram_size - pScreen->offVRAM; /* Paranoia. */
4540	uint32_t const offHst = (clipRect.left * RT_ALIGN(pScreen->cBpp, 8)) / 8
4541	+ cbScanline * clipRect.top;
4542	int32_t const cbHstPitch = cbScanline;
4543
4544	/* Source: GMRFB. vmsvgaR3GmrTransfer ensures that no memory outside the GMR is read. */
4545	SVGAGuestPtr const gstPtr = pSVGAState->GMRFB.ptr;
4546	uint32_t const offGst = (srcx * RT_ALIGN(pSVGAState->GMRFB.format.s.bitsPerPixel, 8)) / 8
4547	+ pSVGAState->GMRFB.bytesPerLine * srcy;
4548	int32_t const cbGstPitch = pSVGAState->GMRFB.bytesPerLine;
4549
4550	rc = vmsvgaR3GmrTransfer(pThis, pThisCC, SVGA3D_WRITE_HOST_VRAM,
4551	pbHstBuf, cbHstBuf, offHst, cbHstPitch,
4552	gstPtr, offGst, cbGstPitch,
4553	(width * RT_ALIGN(pScreen->cBpp, 8)) / 8, height);
4554	AssertRC(rc);
4555	vmsvgaR3UpdateScreen(pThisCC, pScreen, clipRect.left, clipRect.top, width, height);
4556	break;
4557	}
4558
4559	case SVGA_CMD_BLIT_SCREEN_TO_GMRFB:
4560	{
4561	SVGAFifoCmdBlitScreenToGMRFB *pCmd;
4562	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdBlitScreenToGMRFB, sizeof(*pCmd));
4563	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdBlitScreentoGmrFb);
4564
4565	/* Note! This can fetch 3d render results as well!! */
4566	LogFunc(("SVGA_CMD_BLIT_SCREEN_TO_GMRFB dest=(%d,%d) src id=%d (%d,%d)(%d,%d)\n",
4567	pCmd->destOrigin.x, pCmd->destOrigin.y, pCmd->srcScreenId, pCmd->srcRect.left, pCmd->srcRect.top, pCmd->srcRect.right, pCmd->srcRect.bottom));
4568
4569	AssertBreak(pCmd->srcScreenId < RT_ELEMENTS(pThisCC->svga.pSvgaR3State->aScreens));
4570	RT_UNTRUSTED_VALIDATED_FENCE();
4571
4572	VMSVGASCREENOBJECT *pScreen = vmsvgaR3GetScreenObject(pThisCC, pCmd->srcScreenId);
4573	AssertPtrBreak(pScreen);
4574
4575	/** @todo Support GMRFB.format.s.bitsPerPixel != pThis->svga.uBpp? */
4576	AssertBreak(pSVGAState->GMRFB.format.s.bitsPerPixel == pScreen->cBpp);
4577
4578	/* Clip destRect to the screen dimensions. */
4579	SVGASignedRect screenRect;
4580	screenRect.left = 0;
4581	screenRect.top = 0;
4582	screenRect.right = pScreen->cWidth;
4583	screenRect.bottom = pScreen->cHeight;
4584	SVGASignedRect clipRect = pCmd->srcRect;
4585	vmsvgaR3ClipRect(&screenRect, &clipRect);
4586	RT_UNTRUSTED_VALIDATED_FENCE();
4587
4588	uint32_t const width = clipRect.right - clipRect.left;
4589	uint32_t const height = clipRect.bottom - clipRect.top;
4590
4591	if ( width == 0
4592	\|\| height == 0)
4593	break; /* Nothing to do. */
4594
4595	int32_t const dstx = pCmd->destOrigin.x + (clipRect.left - pCmd->srcRect.left);
4596	int32_t const dsty = pCmd->destOrigin.y + (clipRect.top - pCmd->srcRect.top);
4597
4598	/* Copy the defined by GMRFB image to the screen 0 VRAM area.
4599	* Prepare parameters for vmsvgaR3GmrTransfer.
4600	*/
4601	AssertBreak(pScreen->offVRAM < pThis->vram_size); /* Paranoia. Ensured by SVGA_CMD_DEFINE_SCREEN. */
4602
4603	/* Source: host buffer which describes the screen 0 VRAM.
4604	* Important are pbHstBuf and cbHstBuf. offHst and cbHstPitch are verified by vmsvgaR3GmrTransfer.
4605	*/
4606	uint8_t * const pbHstBuf = (uint8_t *)pThisCC->pbVRam + pScreen->offVRAM;
4607	uint32_t const cbScanline = pScreen->cbPitch ? pScreen->cbPitch :
4608	width * (RT_ALIGN(pScreen->cBpp, 8) / 8);
4609	uint32_t cbHstBuf = cbScanline * pScreen->cHeight;
4610	if (cbHstBuf > pThis->vram_size - pScreen->offVRAM)
4611	cbHstBuf = pThis->vram_size - pScreen->offVRAM; /* Paranoia. */
4612	uint32_t const offHst = (clipRect.left * RT_ALIGN(pScreen->cBpp, 8)) / 8
4613	+ cbScanline * clipRect.top;
4614	int32_t const cbHstPitch = cbScanline;
4615
4616	/* Destination: GMRFB. vmsvgaR3GmrTransfer ensures that no memory outside the GMR is read. */
4617	SVGAGuestPtr const gstPtr = pSVGAState->GMRFB.ptr;
4618	uint32_t const offGst = (dstx * RT_ALIGN(pSVGAState->GMRFB.format.s.bitsPerPixel, 8)) / 8
4619	+ pSVGAState->GMRFB.bytesPerLine * dsty;
4620	int32_t const cbGstPitch = pSVGAState->GMRFB.bytesPerLine;
4621
4622	rc = vmsvgaR3GmrTransfer(pThis, pThisCC, SVGA3D_READ_HOST_VRAM,
4623	pbHstBuf, cbHstBuf, offHst, cbHstPitch,
4624	gstPtr, offGst, cbGstPitch,
4625	(width * RT_ALIGN(pScreen->cBpp, 8)) / 8, height);
4626	AssertRC(rc);
4627	break;
4628	}
4629
4630	case SVGA_CMD_ANNOTATION_FILL:
4631	{
4632	SVGAFifoCmdAnnotationFill *pCmd;
4633	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdAnnotationFill, sizeof(*pCmd));
4634	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdAnnotationFill);
4635
4636	Log(("vmsvgaR3FifoLoop: SVGA_CMD_ANNOTATION_FILL red=%x green=%x blue=%x\n", pCmd->color.s.r, pCmd->color.s.g, pCmd->color.s.b));
4637	pSVGAState->colorAnnotation = pCmd->color;
4638	break;
4639	}
4640
4641	case SVGA_CMD_ANNOTATION_COPY:
4642	{
4643	SVGAFifoCmdAnnotationCopy *pCmd;
4644	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdAnnotationCopy, sizeof(*pCmd));
4645	STAM_REL_COUNTER_INC(&pSVGAState->StatR3CmdAnnotationCopy);
4646
4647	Log(("vmsvgaR3FifoLoop: SVGA_CMD_ANNOTATION_COPY\n"));
4648	AssertFailed();
4649	break;
4650	}
4651
4652	default:
4653	# ifdef VBOX_WITH_VMSVGA3D
4654	if ( (int)enmCmdId >= SVGA_3D_CMD_BASE
4655	&& (int)enmCmdId < SVGA_3D_CMD_MAX)
4656	{
4657	RT_UNTRUSTED_VALIDATED_FENCE();
4658
4659	/* All 3d commands start with a common header, which defines the size of the command. */
4660	SVGA3dCmdHeader *pHdr;
4661	VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pHdr, SVGA3dCmdHeader, sizeof(*pHdr));
4662	AssertBreak(pHdr->size < pThis->svga.cbFIFO);
4663	uint32_t cbCmd = sizeof(SVGA3dCmdHeader) + pHdr->size;
4664	VMSVGAFIFO_GET_MORE_CMD_BUFFER_BREAK(pHdr, SVGA3dCmdHeader, cbCmd);
4665
4666	if (RT_LIKELY(pThis->svga.f3DEnabled))
4667	{ /* likely */ }
4668	else
4669	{
4670	LogRelMax(8, ("VMSVGA3d: 3D disabled, command %d skipped\n", enmCmdId));
4671	break;
4672	}
4673
4674	/** @def VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK
4675	* Check that the 3D command has at least a_cbMin of payload bytes after the
4676	* header. Will break out of the switch if it doesn't.
4677	*/
4678	# define VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(a_cbMin) \
4679	if (1) { \
4680	AssertMsgBreak(pHdr->size >= (a_cbMin), ("size=%#x a_cbMin=%#zx\n", pHdr->size, (size_t)(a_cbMin))); \
4681	RT_UNTRUSTED_VALIDATED_FENCE(); \
4682	} else do {} while (0)
4683	switch ((int)enmCmdId)
4684	{
4685	case SVGA_3D_CMD_SURFACE_DEFINE:
4686	{
4687	uint32_t cMipLevels;
4688	SVGA3dCmdDefineSurface pCmd = (SVGA3dCmdDefineSurface )(pHdr + 1);
4689	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4690	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dSurfaceDefine);
4691
4692	cMipLevels = (pHdr->size - sizeof(*pCmd)) / sizeof(SVGA3dSize);
4693	rc = vmsvga3dSurfaceDefine(pThisCC, pCmd->sid, (uint32_t)pCmd->surfaceFlags, pCmd->format, pCmd->face, 0,
4694	SVGA3D_TEX_FILTER_NONE, cMipLevels, (SVGA3dSize *)(pCmd + 1));
4695	# ifdef DEBUG_GMR_ACCESS
4696	VMR3ReqCallWaitU(PDMDevHlpGetUVM(pDevIns), VMCPUID_ANY, (PFNRT)vmsvgaR3ResetGmrHandlers, 1, pThis);
4697	# endif
4698	break;
4699	}
4700
4701	case SVGA_3D_CMD_SURFACE_DEFINE_V2:
4702	{
4703	uint32_t cMipLevels;
4704	SVGA3dCmdDefineSurface_v2 pCmd = (SVGA3dCmdDefineSurface_v2 )(pHdr + 1);
4705	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4706	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dSurfaceDefineV2);
4707
4708	cMipLevels = (pHdr->size - sizeof(*pCmd)) / sizeof(SVGA3dSize);
4709	rc = vmsvga3dSurfaceDefine(pThisCC, pCmd->sid, pCmd->surfaceFlags, pCmd->format, pCmd->face,
4710	pCmd->multisampleCount, pCmd->autogenFilter,
4711	cMipLevels, (SVGA3dSize *)(pCmd + 1));
4712	break;
4713	}
4714
4715	case SVGA_3D_CMD_SURFACE_DESTROY:
4716	{
4717	SVGA3dCmdDestroySurface pCmd = (SVGA3dCmdDestroySurface )(pHdr + 1);
4718	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4719	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dSurfaceDestroy);
4720	rc = vmsvga3dSurfaceDestroy(pThisCC, pCmd->sid);
4721	break;
4722	}
4723
4724	case SVGA_3D_CMD_SURFACE_COPY:
4725	{
4726	uint32_t cCopyBoxes;
4727	SVGA3dCmdSurfaceCopy pCmd = (SVGA3dCmdSurfaceCopy )(pHdr + 1);
4728	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4729	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dSurfaceCopy);
4730
4731	cCopyBoxes = (pHdr->size - sizeof(pCmd)) / sizeof(SVGA3dCopyBox);
4732	rc = vmsvga3dSurfaceCopy(pThisCC, pCmd->dest, pCmd->src, cCopyBoxes, (SVGA3dCopyBox *)(pCmd + 1));
4733	break;
4734	}
4735
4736	case SVGA_3D_CMD_SURFACE_STRETCHBLT:
4737	{
4738	SVGA3dCmdSurfaceStretchBlt pCmd = (SVGA3dCmdSurfaceStretchBlt )(pHdr + 1);
4739	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4740	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dSurfaceStretchBlt);
4741
4742	rc = vmsvga3dSurfaceStretchBlt(pThis, pThisCC, &pCmd->dest, &pCmd->boxDest,
4743	&pCmd->src, &pCmd->boxSrc, pCmd->mode);
4744	break;
4745	}
4746
4747	case SVGA_3D_CMD_SURFACE_DMA:
4748	{
4749	uint32_t cCopyBoxes;
4750	SVGA3dCmdSurfaceDMA pCmd = (SVGA3dCmdSurfaceDMA )(pHdr + 1);
4751	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4752	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dSurfaceDma);
4753
4754	uint64_t u64NanoTS = 0;
4755	if (LogRelIs3Enabled())
4756	u64NanoTS = RTTimeNanoTS();
4757	cCopyBoxes = (pHdr->size - sizeof(*pCmd)) / sizeof(SVGA3dCopyBox);
4758	STAM_PROFILE_START(&pSVGAState->StatR3Cmd3dSurfaceDmaProf, a);
4759	rc = vmsvga3dSurfaceDMA(pThis, pThisCC, pCmd->guest, pCmd->host, pCmd->transfer,
4760	cCopyBoxes, (SVGA3dCopyBox *)(pCmd + 1));
4761	STAM_PROFILE_STOP(&pSVGAState->StatR3Cmd3dSurfaceDmaProf, a);
4762	if (LogRelIs3Enabled())
4763	{
4764	if (cCopyBoxes)
4765	{
4766	SVGA3dCopyBox pFirstBox = (SVGA3dCopyBox )(pCmd + 1);
4767	LogRel3(("VMSVGA: SURFACE_DMA: %d us %d boxes %d,%d %dx%d%s\n",
4768	(RTTimeNanoTS() - u64NanoTS) / 1000ULL, cCopyBoxes,
4769	pFirstBox->x, pFirstBox->y, pFirstBox->w, pFirstBox->h,
4770	pCmd->transfer == SVGA3D_READ_HOST_VRAM ? " readback!!!" : ""));
4771	}
4772	}
4773	break;
4774	}
4775
4776	case SVGA_3D_CMD_BLIT_SURFACE_TO_SCREEN:
4777	{
4778	uint32_t cRects;
4779	SVGA3dCmdBlitSurfaceToScreen pCmd = (SVGA3dCmdBlitSurfaceToScreen )(pHdr + 1);
4780	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4781	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dSurfaceScreen);
4782
4783	static uint64_t u64FrameStartNanoTS = 0;
4784	static uint64_t u64ElapsedPerSecNano = 0;
4785	static int cFrames = 0;
4786	uint64_t u64NanoTS = 0;
4787	if (LogRelIs3Enabled())
4788	u64NanoTS = RTTimeNanoTS();
4789	cRects = (pHdr->size - sizeof(*pCmd)) / sizeof(SVGASignedRect);
4790	STAM_REL_PROFILE_START(&pSVGAState->StatR3Cmd3dBlitSurfaceToScreenProf, a);
4791	rc = vmsvga3dSurfaceBlitToScreen(pThis, pThisCC, pCmd->destScreenId, pCmd->destRect, pCmd->srcImage,
4792	pCmd->srcRect, cRects, (SVGASignedRect *)(pCmd + 1));
4793	STAM_REL_PROFILE_STOP(&pSVGAState->StatR3Cmd3dBlitSurfaceToScreenProf, a);
4794	if (LogRelIs3Enabled())
4795	{
4796	uint64_t u64ElapsedNano = RTTimeNanoTS() - u64NanoTS;
4797	u64ElapsedPerSecNano += u64ElapsedNano;
4798
4799	SVGASignedRect pFirstRect = cRects ? (SVGASignedRect )(pCmd + 1) : &pCmd->destRect;
4800	LogRel3(("VMSVGA: SURFACE_TO_SCREEN: %d us %d rects %d,%d %dx%d\n",
4801	(u64ElapsedNano) / 1000ULL, cRects,
4802	pFirstRect->left, pFirstRect->top,
4803	pFirstRect->right - pFirstRect->left, pFirstRect->bottom - pFirstRect->top));
4804
4805	++cFrames;
4806	if (u64NanoTS - u64FrameStartNanoTS >= UINT64_C(1000000000))
4807	{
4808	LogRel3(("VMSVGA: SURFACE_TO_SCREEN: FPS %d, elapsed %llu us\n",
4809	cFrames, u64ElapsedPerSecNano / 1000ULL));
4810	u64FrameStartNanoTS = u64NanoTS;
4811	cFrames = 0;
4812	u64ElapsedPerSecNano = 0;
4813	}
4814	}
4815	break;
4816	}
4817
4818	case SVGA_3D_CMD_CONTEXT_DEFINE:
4819	{
4820	SVGA3dCmdDefineContext pCmd = (SVGA3dCmdDefineContext )(pHdr + 1);
4821	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4822	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dContextDefine);
4823
4824	rc = vmsvga3dContextDefine(pThisCC, pCmd->cid);
4825	break;
4826	}
4827
4828	case SVGA_3D_CMD_CONTEXT_DESTROY:
4829	{
4830	SVGA3dCmdDestroyContext pCmd = (SVGA3dCmdDestroyContext )(pHdr + 1);
4831	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4832	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dContextDestroy);
4833
4834	rc = vmsvga3dContextDestroy(pThisCC, pCmd->cid);
4835	break;
4836	}
4837
4838	case SVGA_3D_CMD_SETTRANSFORM:
4839	{
4840	SVGA3dCmdSetTransform pCmd = (SVGA3dCmdSetTransform )(pHdr + 1);
4841	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4842	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dSetTransform);
4843
4844	rc = vmsvga3dSetTransform(pThisCC, pCmd->cid, pCmd->type, pCmd->matrix);
4845	break;
4846	}
4847
4848	case SVGA_3D_CMD_SETZRANGE:
4849	{
4850	SVGA3dCmdSetZRange pCmd = (SVGA3dCmdSetZRange )(pHdr + 1);
4851	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4852	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dSetZRange);
4853
4854	rc = vmsvga3dSetZRange(pThisCC, pCmd->cid, pCmd->zRange);
4855	break;
4856	}
4857
4858	case SVGA_3D_CMD_SETRENDERSTATE:
4859	{
4860	uint32_t cRenderStates;
4861	SVGA3dCmdSetRenderState pCmd = (SVGA3dCmdSetRenderState )(pHdr + 1);
4862	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4863	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dSetRenderState);
4864
4865	cRenderStates = (pHdr->size - sizeof(*pCmd)) / sizeof(SVGA3dRenderState);
4866	rc = vmsvga3dSetRenderState(pThisCC, pCmd->cid, cRenderStates, (SVGA3dRenderState *)(pCmd + 1));
4867	break;
4868	}
4869
4870	case SVGA_3D_CMD_SETRENDERTARGET:
4871	{
4872	SVGA3dCmdSetRenderTarget pCmd = (SVGA3dCmdSetRenderTarget )(pHdr + 1);
4873	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4874	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dSetRenderTarget);
4875
4876	rc = vmsvga3dSetRenderTarget(pThisCC, pCmd->cid, pCmd->type, pCmd->target);
4877	break;
4878	}
4879
4880	case SVGA_3D_CMD_SETTEXTURESTATE:
4881	{
4882	uint32_t cTextureStates;
4883	SVGA3dCmdSetTextureState pCmd = (SVGA3dCmdSetTextureState )(pHdr + 1);
4884	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4885	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dSetTextureState);
4886
4887	cTextureStates = (pHdr->size - sizeof(*pCmd)) / sizeof(SVGA3dTextureState);
4888	rc = vmsvga3dSetTextureState(pThisCC, pCmd->cid, cTextureStates, (SVGA3dTextureState *)(pCmd + 1));
4889	break;
4890	}
4891
4892	case SVGA_3D_CMD_SETMATERIAL:
4893	{
4894	SVGA3dCmdSetMaterial pCmd = (SVGA3dCmdSetMaterial )(pHdr + 1);
4895	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4896	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dSetMaterial);
4897
4898	rc = vmsvga3dSetMaterial(pThisCC, pCmd->cid, pCmd->face, &pCmd->material);
4899	break;
4900	}
4901
4902	case SVGA_3D_CMD_SETLIGHTDATA:
4903	{
4904	SVGA3dCmdSetLightData pCmd = (SVGA3dCmdSetLightData )(pHdr + 1);
4905	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4906	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dSetLightData);
4907
4908	rc = vmsvga3dSetLightData(pThisCC, pCmd->cid, pCmd->index, &pCmd->data);
4909	break;
4910	}
4911
4912	case SVGA_3D_CMD_SETLIGHTENABLED:
4913	{
4914	SVGA3dCmdSetLightEnabled pCmd = (SVGA3dCmdSetLightEnabled )(pHdr + 1);
4915	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4916	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dSetLightEnable);
4917
4918	rc = vmsvga3dSetLightEnabled(pThisCC, pCmd->cid, pCmd->index, pCmd->enabled);
4919	break;
4920	}
4921
4922	case SVGA_3D_CMD_SETVIEWPORT:
4923	{
4924	SVGA3dCmdSetViewport pCmd = (SVGA3dCmdSetViewport )(pHdr + 1);
4925	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4926	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dSetViewPort);
4927
4928	rc = vmsvga3dSetViewPort(pThisCC, pCmd->cid, &pCmd->rect);
4929	break;
4930	}
4931
4932	case SVGA_3D_CMD_SETCLIPPLANE:
4933	{
4934	SVGA3dCmdSetClipPlane pCmd = (SVGA3dCmdSetClipPlane )(pHdr + 1);
4935	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4936	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dSetClipPlane);
4937
4938	rc = vmsvga3dSetClipPlane(pThisCC, pCmd->cid, pCmd->index, pCmd->plane);
4939	break;
4940	}
4941
4942	case SVGA_3D_CMD_CLEAR:
4943	{
4944	SVGA3dCmdClear pCmd = (SVGA3dCmdClear )(pHdr + 1);
4945	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4946	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dClear);
4947
4948	uint32_t cRects = (pHdr->size - sizeof(*pCmd)) / sizeof(SVGA3dRect);
4949	rc = vmsvga3dCommandClear(pThisCC, pCmd->cid, pCmd->clearFlag, pCmd->color, pCmd->depth, pCmd->stencil, cRects, (SVGA3dRect *)(pCmd + 1));
4950	break;
4951	}
4952
4953	case SVGA_3D_CMD_PRESENT:
4954	case SVGA_3D_CMD_PRESENT_READBACK: /** @todo SVGA_3D_CMD_PRESENT_READBACK isn't quite the same as present... */
4955	{
4956	SVGA3dCmdPresent pCmd = (SVGA3dCmdPresent )(pHdr + 1);
4957	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4958	if ((unsigned)enmCmdId == SVGA_3D_CMD_PRESENT)
4959	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dPresent);
4960	else
4961	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dPresentReadBack);
4962
4963	uint32_t cRects = (pHdr->size - sizeof(*pCmd)) / sizeof(SVGA3dCopyRect);
4964
4965	STAM_PROFILE_START(&pSVGAState->StatR3Cmd3dPresentProf, a);
4966	rc = vmsvga3dCommandPresent(pThis, pThisCC, pCmd->sid, cRects, (SVGA3dCopyRect *)(pCmd + 1));
4967	STAM_PROFILE_STOP(&pSVGAState->StatR3Cmd3dPresentProf, a);
4968	break;
4969	}
4970
4971	case SVGA_3D_CMD_SHADER_DEFINE:
4972	{
4973	SVGA3dCmdDefineShader pCmd = (SVGA3dCmdDefineShader )(pHdr + 1);
4974	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4975	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dShaderDefine);
4976
4977	uint32_t cbData = (pHdr->size - sizeof(*pCmd));
4978	rc = vmsvga3dShaderDefine(pThisCC, pCmd->cid, pCmd->shid, pCmd->type, cbData, (uint32_t *)(pCmd + 1));
4979	break;
4980	}
4981
4982	case SVGA_3D_CMD_SHADER_DESTROY:
4983	{
4984	SVGA3dCmdDestroyShader pCmd = (SVGA3dCmdDestroyShader )(pHdr + 1);
4985	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4986	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dShaderDestroy);
4987
4988	rc = vmsvga3dShaderDestroy(pThisCC, pCmd->cid, pCmd->shid, pCmd->type);
4989	break;
4990	}
4991
4992	case SVGA_3D_CMD_SET_SHADER:
4993	{
4994	SVGA3dCmdSetShader pCmd = (SVGA3dCmdSetShader )(pHdr + 1);
4995	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
4996	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dSetShader);
4997
4998	rc = vmsvga3dShaderSet(pThisCC, NULL, pCmd->cid, pCmd->type, pCmd->shid);
4999	break;
5000	}
5001
5002	case SVGA_3D_CMD_SET_SHADER_CONST:
5003	{
5004	SVGA3dCmdSetShaderConst pCmd = (SVGA3dCmdSetShaderConst )(pHdr + 1);
5005	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
5006	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dSetShaderConst);
5007
5008	uint32_t cRegisters = (pHdr->size - sizeof(*pCmd)) / sizeof(pCmd->values) + 1;
5009	rc = vmsvga3dShaderSetConst(pThisCC, pCmd->cid, pCmd->reg, pCmd->type, pCmd->ctype, cRegisters, pCmd->values);
5010	break;
5011	}
5012
5013	case SVGA_3D_CMD_DRAW_PRIMITIVES:
5014	{
5015	SVGA3dCmdDrawPrimitives pCmd = (SVGA3dCmdDrawPrimitives )(pHdr + 1);
5016	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
5017	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dDrawPrimitives);
5018
5019	AssertBreak(pCmd->numRanges <= SVGA3D_MAX_DRAW_PRIMITIVE_RANGES);
5020	AssertBreak(pCmd->numVertexDecls <= SVGA3D_MAX_VERTEX_ARRAYS);
5021	uint32_t const cbRangesAndVertexDecls = pCmd->numVertexDecls * sizeof(SVGA3dVertexDecl)
5022	+ pCmd->numRanges * sizeof(SVGA3dPrimitiveRange);
5023	ASSERT_GUEST_BREAK(cbRangesAndVertexDecls <= pHdr->size - sizeof(*pCmd));
5024
5025	uint32_t cVertexDivisor = (pHdr->size - sizeof(*pCmd) - cbRangesAndVertexDecls) / sizeof(uint32_t);
5026	AssertBreak(!cVertexDivisor \|\| cVertexDivisor == pCmd->numVertexDecls);
5027
5028	RT_UNTRUSTED_VALIDATED_FENCE();
5029
5030	SVGA3dVertexDecl pVertexDecl = (SVGA3dVertexDecl )(pCmd + 1);
5031	SVGA3dPrimitiveRange pNumRange = (SVGA3dPrimitiveRange )&pVertexDecl[pCmd->numVertexDecls];
5032	SVGA3dVertexDivisor pVertexDivisor = cVertexDivisor ? (SVGA3dVertexDivisor )&pNumRange[pCmd->numRanges] : NULL;
5033
5034	STAM_PROFILE_START(&pSVGAState->StatR3Cmd3dDrawPrimitivesProf, a);
5035	rc = vmsvga3dDrawPrimitives(pThisCC, pCmd->cid, pCmd->numVertexDecls, pVertexDecl, pCmd->numRanges,
5036	pNumRange, cVertexDivisor, pVertexDivisor);
5037	STAM_PROFILE_STOP(&pSVGAState->StatR3Cmd3dDrawPrimitivesProf, a);
5038	break;
5039	}
5040
5041	case SVGA_3D_CMD_SETSCISSORRECT:
5042	{
5043	SVGA3dCmdSetScissorRect pCmd = (SVGA3dCmdSetScissorRect )(pHdr + 1);
5044	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
5045	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dSetScissorRect);
5046
5047	rc = vmsvga3dSetScissorRect(pThisCC, pCmd->cid, &pCmd->rect);
5048	break;
5049	}
5050
5051	case SVGA_3D_CMD_BEGIN_QUERY:
5052	{
5053	SVGA3dCmdBeginQuery pCmd = (SVGA3dCmdBeginQuery )(pHdr + 1);
5054	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
5055	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dBeginQuery);
5056
5057	rc = vmsvga3dQueryBegin(pThisCC, pCmd->cid, pCmd->type);
5058	break;
5059	}
5060
5061	case SVGA_3D_CMD_END_QUERY:
5062	{
5063	SVGA3dCmdEndQuery pCmd = (SVGA3dCmdEndQuery )(pHdr + 1);
5064	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
5065	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dEndQuery);
5066
5067	rc = vmsvga3dQueryEnd(pThisCC, pCmd->cid, pCmd->type, pCmd->guestResult);
5068	break;
5069	}
5070
5071	case SVGA_3D_CMD_WAIT_FOR_QUERY:
5072	{
5073	SVGA3dCmdWaitForQuery pCmd = (SVGA3dCmdWaitForQuery )(pHdr + 1);
5074	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
5075	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dWaitForQuery);
5076
5077	rc = vmsvga3dQueryWait(pThis, pThisCC, pCmd->cid, pCmd->type, pCmd->guestResult);
5078	break;
5079	}
5080
5081	case SVGA_3D_CMD_GENERATE_MIPMAPS:
5082	{
5083	SVGA3dCmdGenerateMipmaps pCmd = (SVGA3dCmdGenerateMipmaps )(pHdr + 1);
5084	VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
5085	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dGenerateMipmaps);
5086
5087	rc = vmsvga3dGenerateMipmaps(pThisCC, pCmd->sid, pCmd->filter);
5088	break;
5089	}
5090
5091	case SVGA_3D_CMD_ACTIVATE_SURFACE:
5092	/* context id + surface id? */
5093	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dActivateSurface);
5094	break;
5095	case SVGA_3D_CMD_DEACTIVATE_SURFACE:
5096	/* context id + surface id? */
5097	STAM_REL_COUNTER_INC(&pSVGAState->StatR3Cmd3dDeactivateSurface);
5098	break;
5099
5100	default:
5101	STAM_REL_COUNTER_INC(&pSVGAState->StatFifoUnkCmds);
5102	AssertMsgFailed(("enmCmdId=%d\n", enmCmdId));
5103	break;
5104	}
5105	}
5106	else
5107	# endif // VBOX_WITH_VMSVGA3D
5108	{
5109	STAM_REL_COUNTER_INC(&pSVGAState->StatFifoUnkCmds);
5110	AssertMsgFailed(("enmCmdId=%d\n", enmCmdId));
5111	}
5112	}
5113
5114	/* Go to the next slot */
5115	Assert(cbPayload + sizeof(uint32_t) <= offFifoMax - offFifoMin);
5116	offCurrentCmd += RT_ALIGN_32(cbPayload + sizeof(uint32_t), sizeof(uint32_t));
5117	if (offCurrentCmd >= offFifoMax)
5118	{
5119	offCurrentCmd -= offFifoMax - offFifoMin;
5120	Assert(offCurrentCmd >= offFifoMin);
5121	Assert(offCurrentCmd < offFifoMax);
5122	}
5123	ASMAtomicWriteU32(&pFIFO[SVGA_FIFO_STOP], offCurrentCmd);
5124	STAM_REL_COUNTER_INC(&pSVGAState->StatFifoCommands);
5125
5126	/*
5127	* Raise IRQ if required. Must enter the critical section here
5128	* before making final decisions here, otherwise cubebench and
5129	* others may end up waiting forever.
5130	*/
5131	if ( u32IrqStatus
5132	\|\| (pThis->svga.u32IrqMask & SVGA_IRQFLAG_FIFO_PROGRESS))
5133	{
5134	int rc2 = PDMDevHlpCritSectEnter(pDevIns, &pThis->CritSect, VERR_IGNORED);
5135	AssertRC(rc2);
5136
5137	/* FIFO progress might trigger an interrupt. */
5138	if (pThis->svga.u32IrqMask & SVGA_IRQFLAG_FIFO_PROGRESS)
5139	{
5140	Log(("vmsvgaR3FifoLoop: fifo progress irq\n"));
5141	u32IrqStatus \|= SVGA_IRQFLAG_FIFO_PROGRESS;
5142	}
5143
5144	/* Unmasked IRQ pending? */
5145	if (pThis->svga.u32IrqMask & u32IrqStatus)
5146	{
5147	Log(("vmsvgaR3FifoLoop: Trigger interrupt with status %x\n", u32IrqStatus));
5148	ASMAtomicOrU32(&pThis->svga.u32IrqStatus, u32IrqStatus);
5149	PDMDevHlpPCISetIrq(pDevIns, 0, 1);
5150	}
5151
5152	PDMDevHlpCritSectLeave(pDevIns, &pThis->CritSect);
5153	}
5154	}
5155
5156	/* If really done, clear the busy flag. */
5157	if (fDone)
5158	{
5159	Log(("vmsvgaR3FifoLoop: emptied the FIFO next=%x stop=%x\n", pFIFO[SVGA_FIFO_NEXT_CMD], offCurrentCmd));
5160	vmsvgaR3FifoSetNotBusy(pDevIns, pThis, pThisCC, pSVGAState, offFifoMin);
5161	}
5162	}
5163
5164	/*
5165	* Free the bounce buffer. (There are no returns above!)
5166	*/
5167	RTMemFree(pbBounceBuf);
5168
5169	return VINF_SUCCESS;
5170	}
5171
5172	#undef VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK
5173	#undef VMSVGAFIFO_GET_MORE_CMD_BUFFER_BREAK
5174	#undef VMSVGAFIFO_GET_CMD_BUFFER_BREAK
5175
5176	#ifdef VBOX_WITH_VMSVGA3D
5177	/**
5178	* Free the specified GMR
5179	*
5180	* @param pThisCC The VGA/VMSVGA state for ring-3.
5181	* @param idGMR GMR id
5182	*/
5183	static void vmsvgaR3GmrFree(PVGASTATECC pThisCC, uint32_t idGMR)
5184	{
5185	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
5186
5187	/* Free the old descriptor if present. */
5188	PGMR pGMR = &pSVGAState->paGMR[idGMR];
5189	if ( pGMR->numDescriptors
5190	\|\| pGMR->paDesc /* needed till we implement SVGA_REMAP_GMR2_VIA_GMR */)
5191	{
5192	# ifdef DEBUG_GMR_ACCESS
5193	VMR3ReqCallWaitU(PDMDevHlpGetUVM(pThisCC->pDevIns), VMCPUID_ANY, (PFNRT)vmsvgaR3DeregisterGmr, 2, pDevIns, idGMR);
5194	# endif
5195
5196	Assert(pGMR->paDesc);
5197	RTMemFree(pGMR->paDesc);
5198	pGMR->paDesc = NULL;
5199	pGMR->numDescriptors = 0;
5200	pGMR->cbTotal = 0;
5201	pGMR->cMaxPages = 0;
5202	}
5203	Assert(!pGMR->cMaxPages);
5204	Assert(!pGMR->cbTotal);
5205	}
5206	#endif /* VBOX_WITH_VMSVGA3D */
5207
5208	/**
5209	* Copy between a GMR and a host memory buffer.
5210	*
5211	* @returns VBox status code.
5212	* @param pThis The shared VGA/VMSVGA instance data.
5213	* @param pThisCC The VGA/VMSVGA state for ring-3.
5214	* @param enmTransferType Transfer type (read/write)
5215	* @param pbHstBuf Host buffer pointer (valid)
5216	* @param cbHstBuf Size of host buffer (valid)
5217	* @param offHst Host buffer offset of the first scanline
5218	* @param cbHstPitch Destination buffer pitch
5219	* @param gstPtr GMR description
5220	* @param offGst Guest buffer offset of the first scanline
5221	* @param cbGstPitch Guest buffer pitch
5222	* @param cbWidth Width in bytes to copy
5223	* @param cHeight Number of scanllines to copy
5224	*/
5225	int vmsvgaR3GmrTransfer(PVGASTATE pThis, PVGASTATECC pThisCC, const SVGA3dTransferType enmTransferType,
5226	uint8_t *pbHstBuf, uint32_t cbHstBuf, uint32_t offHst, int32_t cbHstPitch,
5227	SVGAGuestPtr gstPtr, uint32_t offGst, int32_t cbGstPitch,
5228	uint32_t cbWidth, uint32_t cHeight)
5229	{
5230	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
5231	PPDMDEVINS pDevIns = pThisCC->pDevIns; /* simpler */
5232	int rc;
5233
5234	LogFunc(("%s host %p size=%d offset %d pitch=%d; guest gmr=%#x:%#x offset=%d pitch=%d cbWidth=%d cHeight=%d\n",
5235	enmTransferType == SVGA3D_READ_HOST_VRAM ? "WRITE" : "READ", /* GMR op: READ host VRAM means WRITE GMR */
5236	pbHstBuf, cbHstBuf, offHst, cbHstPitch,
5237	gstPtr.gmrId, gstPtr.offset, offGst, cbGstPitch, cbWidth, cHeight));
5238	AssertReturn(cbWidth && cHeight, VERR_INVALID_PARAMETER);
5239
5240	PGMR pGMR;
5241	uint32_t cbGmr; /* The GMR size in bytes. */
5242	if (gstPtr.gmrId == SVGA_GMR_FRAMEBUFFER)
5243	{
5244	pGMR = NULL;
5245	cbGmr = pThis->vram_size;
5246	}
5247	else
5248	{
5249	AssertReturn(gstPtr.gmrId < pThis->svga.cGMR, VERR_INVALID_PARAMETER);
5250	RT_UNTRUSTED_VALIDATED_FENCE();
5251	pGMR = &pSVGAState->paGMR[gstPtr.gmrId];
5252	cbGmr = pGMR->cbTotal;
5253	}
5254
5255	/*
5256	* GMR
5257	*/
5258	/* Calculate GMR offset of the data to be copied. */
5259	AssertMsgReturn(gstPtr.offset < cbGmr,
5260	("gmr=%#x:%#x offGst=%#x cbGstPitch=%#x cHeight=%#x cbWidth=%#x cbGmr=%#x\n",
5261	gstPtr.gmrId, gstPtr.offset, offGst, cbGstPitch, cHeight, cbWidth, cbGmr),
5262	VERR_INVALID_PARAMETER);
5263	RT_UNTRUSTED_VALIDATED_FENCE();
5264	AssertMsgReturn(offGst < cbGmr - gstPtr.offset,
5265	("gmr=%#x:%#x offGst=%#x cbGstPitch=%#x cHeight=%#x cbWidth=%#x cbGmr=%#x\n",
5266	gstPtr.gmrId, gstPtr.offset, offGst, cbGstPitch, cHeight, cbWidth, cbGmr),
5267	VERR_INVALID_PARAMETER);
5268	RT_UNTRUSTED_VALIDATED_FENCE();
5269	uint32_t const offGmr = offGst + gstPtr.offset; /* Offset in the GMR, where the first scanline is located. */
5270
5271	/* Verify that cbWidth is less than scanline and fits into the GMR. */
5272	uint32_t const cbGmrScanline = cbGstPitch > 0 ? cbGstPitch : -cbGstPitch;
5273	AssertMsgReturn(cbGmrScanline != 0,
5274	("gmr=%#x:%#x offGst=%#x cbGstPitch=%#x cHeight=%#x cbWidth=%#x cbGmr=%#x\n",
5275	gstPtr.gmrId, gstPtr.offset, offGst, cbGstPitch, cHeight, cbWidth, cbGmr),
5276	VERR_INVALID_PARAMETER);
5277	RT_UNTRUSTED_VALIDATED_FENCE();
5278	AssertMsgReturn(cbWidth <= cbGmrScanline,
5279	("gmr=%#x:%#x offGst=%#x cbGstPitch=%#x cHeight=%#x cbWidth=%#x cbGmr=%#x\n",
5280	gstPtr.gmrId, gstPtr.offset, offGst, cbGstPitch, cHeight, cbWidth, cbGmr),
5281	VERR_INVALID_PARAMETER);
5282	AssertMsgReturn(cbWidth <= cbGmr - offGmr,
5283	("gmr=%#x:%#x offGst=%#x cbGstPitch=%#x cHeight=%#x cbWidth=%#x cbGmr=%#x\n",
5284	gstPtr.gmrId, gstPtr.offset, offGst, cbGstPitch, cHeight, cbWidth, cbGmr),
5285	VERR_INVALID_PARAMETER);
5286	RT_UNTRUSTED_VALIDATED_FENCE();
5287
5288	/* How many bytes are available for the data in the GMR. */
5289	uint32_t const cbGmrLeft = cbGstPitch > 0 ? cbGmr - offGmr : offGmr + cbWidth;
5290
5291	/* How many scanlines would fit into the available data. */
5292	uint32_t cGmrScanlines = cbGmrLeft / cbGmrScanline;
5293	uint32_t const cbGmrLastScanline = cbGmrLeft - cGmrScanlines * cbGmrScanline; /* Slack space. */
5294	if (cbWidth <= cbGmrLastScanline)
5295	++cGmrScanlines;
5296
5297	if (cHeight > cGmrScanlines)
5298	cHeight = cGmrScanlines;
5299
5300	AssertMsgReturn(cHeight > 0,
5301	("gmr=%#x:%#x offGst=%#x cbGstPitch=%#x cHeight=%#x cbWidth=%#x cbGmr=%#x\n",
5302	gstPtr.gmrId, gstPtr.offset, offGst, cbGstPitch, cHeight, cbWidth, cbGmr),
5303	VERR_INVALID_PARAMETER);
5304	RT_UNTRUSTED_VALIDATED_FENCE();
5305
5306	/*
5307	* Host buffer.
5308	*/
5309	AssertMsgReturn(offHst < cbHstBuf,
5310	("buffer=%p size %d offHst=%d cbHstPitch=%d cHeight=%d cbWidth=%d\n",
5311	pbHstBuf, cbHstBuf, offHst, cbHstPitch, cHeight, cbWidth),
5312	VERR_INVALID_PARAMETER);
5313
5314	/* Verify that cbWidth is less than scanline and fits into the buffer. */
5315	uint32_t const cbHstScanline = cbHstPitch > 0 ? cbHstPitch : -cbHstPitch;
5316	AssertMsgReturn(cbHstScanline != 0,
5317	("buffer=%p size %d offHst=%d cbHstPitch=%d cHeight=%d cbWidth=%d\n",
5318	pbHstBuf, cbHstBuf, offHst, cbHstPitch, cHeight, cbWidth),
5319	VERR_INVALID_PARAMETER);
5320	AssertMsgReturn(cbWidth <= cbHstScanline,
5321	("buffer=%p size %d offHst=%d cbHstPitch=%d cHeight=%d cbWidth=%d\n",
5322	pbHstBuf, cbHstBuf, offHst, cbHstPitch, cHeight, cbWidth),
5323	VERR_INVALID_PARAMETER);
5324	AssertMsgReturn(cbWidth <= cbHstBuf - offHst,
5325	("buffer=%p size %d offHst=%d cbHstPitch=%d cHeight=%d cbWidth=%d\n",
5326	pbHstBuf, cbHstBuf, offHst, cbHstPitch, cHeight, cbWidth),
5327	VERR_INVALID_PARAMETER);
5328
5329	/* How many bytes are available for the data in the buffer. */
5330	uint32_t const cbHstLeft = cbHstPitch > 0 ? cbHstBuf - offHst : offHst + cbWidth;
5331
5332	/* How many scanlines would fit into the available data. */
5333	uint32_t cHstScanlines = cbHstLeft / cbHstScanline;
5334	uint32_t const cbHstLastScanline = cbHstLeft - cHstScanlines * cbHstScanline; /* Slack space. */
5335	if (cbWidth <= cbHstLastScanline)
5336	++cHstScanlines;
5337
5338	if (cHeight > cHstScanlines)
5339	cHeight = cHstScanlines;
5340
5341	AssertMsgReturn(cHeight > 0,
5342	("buffer=%p size %d offHst=%d cbHstPitch=%d cHeight=%d cbWidth=%d\n",
5343	pbHstBuf, cbHstBuf, offHst, cbHstPitch, cHeight, cbWidth),
5344	VERR_INVALID_PARAMETER);
5345
5346	uint8_t *pbHst = pbHstBuf + offHst;
5347
5348	/* Shortcut for the framebuffer. */
5349	if (gstPtr.gmrId == SVGA_GMR_FRAMEBUFFER)
5350	{
5351	uint8_t *pbGst = pThisCC->pbVRam + offGmr;
5352
5353	uint8_t const *pbSrc;
5354	int32_t cbSrcPitch;
5355	uint8_t *pbDst;
5356	int32_t cbDstPitch;
5357
5358	if (enmTransferType == SVGA3D_READ_HOST_VRAM)
5359	{
5360	pbSrc = pbHst;
5361	cbSrcPitch = cbHstPitch;
5362	pbDst = pbGst;
5363	cbDstPitch = cbGstPitch;
5364	}
5365	else
5366	{
5367	pbSrc = pbGst;
5368	cbSrcPitch = cbGstPitch;
5369	pbDst = pbHst;
5370	cbDstPitch = cbHstPitch;
5371	}
5372
5373	if ( cbWidth == (uint32_t)cbGstPitch
5374	&& cbGstPitch == cbHstPitch)
5375	{
5376	/* Entire scanlines, positive pitch. */
5377	memcpy(pbDst, pbSrc, cbWidth * cHeight);
5378	}
5379	else
5380	{
5381	for (uint32_t i = 0; i < cHeight; ++i)
5382	{
5383	memcpy(pbDst, pbSrc, cbWidth);
5384
5385	pbDst += cbDstPitch;
5386	pbSrc += cbSrcPitch;
5387	}
5388	}
5389	return VINF_SUCCESS;
5390	}
5391
5392	AssertPtrReturn(pGMR, VERR_INVALID_PARAMETER);
5393	AssertReturn(pGMR->numDescriptors > 0, VERR_INVALID_PARAMETER);
5394
5395	PVMSVGAGMRDESCRIPTOR const paDesc = pGMR->paDesc; /* Local copy of the pointer. */
5396	uint32_t iDesc = 0; /* Index in the descriptor array. */
5397	uint32_t offDesc = 0; /* GMR offset of the current descriptor. */
5398	uint32_t offGmrScanline = offGmr; /* GMR offset of the scanline which is being copied. */
5399	uint8_t pbHstScanline = pbHst; / Host address of the scanline which is being copied. */
5400	for (uint32_t i = 0; i < cHeight; ++i)
5401	{
5402	uint32_t cbCurrentWidth = cbWidth;
5403	uint32_t offGmrCurrent = offGmrScanline;
5404	uint8_t *pbCurrentHost = pbHstScanline;
5405
5406	/* Find the right descriptor */
5407	while (offDesc + paDesc[iDesc].numPages * PAGE_SIZE <= offGmrCurrent)
5408	{
5409	offDesc += paDesc[iDesc].numPages * PAGE_SIZE;
5410	AssertReturn(offDesc < pGMR->cbTotal, VERR_INTERNAL_ERROR); /* overflow protection */
5411	++iDesc;
5412	AssertReturn(iDesc < pGMR->numDescriptors, VERR_INTERNAL_ERROR);
5413	}
5414
5415	while (cbCurrentWidth)
5416	{
5417	uint32_t cbToCopy;
5418
5419	if (offGmrCurrent + cbCurrentWidth <= offDesc + paDesc[iDesc].numPages * PAGE_SIZE)
5420	{
5421	cbToCopy = cbCurrentWidth;
5422	}
5423	else
5424	{
5425	cbToCopy = (offDesc + paDesc[iDesc].numPages * PAGE_SIZE - offGmrCurrent);
5426	AssertReturn(cbToCopy <= cbCurrentWidth, VERR_INVALID_PARAMETER);
5427	}
5428
5429	RTGCPHYS const GCPhys = paDesc[iDesc].GCPhys + offGmrCurrent - offDesc;
5430
5431	Log5Func(("%s phys=%RGp\n", (enmTransferType == SVGA3D_WRITE_HOST_VRAM) ? "READ" : "WRITE", GCPhys));
5432
5433	if (enmTransferType == SVGA3D_WRITE_HOST_VRAM)
5434	rc = PDMDevHlpPhysRead(pDevIns, GCPhys, pbCurrentHost, cbToCopy);
5435	else
5436	rc = PDMDevHlpPhysWrite(pDevIns, GCPhys, pbCurrentHost, cbToCopy);
5437	AssertRCBreak(rc);
5438
5439	cbCurrentWidth -= cbToCopy;
5440	offGmrCurrent += cbToCopy;
5441	pbCurrentHost += cbToCopy;
5442
5443	/* Go to the next descriptor if there's anything left. */
5444	if (cbCurrentWidth)
5445	{
5446	offDesc += paDesc[iDesc].numPages * PAGE_SIZE;
5447	AssertReturn(offDesc < pGMR->cbTotal, VERR_INTERNAL_ERROR);
5448	++iDesc;
5449	AssertReturn(iDesc < pGMR->numDescriptors, VERR_INTERNAL_ERROR);
5450	}
5451	}
5452
5453	offGmrScanline += cbGstPitch;
5454	pbHstScanline += cbHstPitch;
5455	}
5456
5457	return VINF_SUCCESS;
5458	}
5459
5460
5461	/**
5462	* Unsigned coordinates in pBox. Clip to [0; pSizeSrc), [0; pSizeDest).
5463	*
5464	* @param pSizeSrc Source surface dimensions.
5465	* @param pSizeDest Destination surface dimensions.
5466	* @param pBox Coordinates to be clipped.
5467	*/
5468	void vmsvgaR3ClipCopyBox(const SVGA3dSize pSizeSrc, const SVGA3dSize pSizeDest, SVGA3dCopyBox *pBox)
5469	{
5470	/* Src x, w */
5471	if (pBox->srcx > pSizeSrc->width)
5472	pBox->srcx = pSizeSrc->width;
5473	if (pBox->w > pSizeSrc->width - pBox->srcx)
5474	pBox->w = pSizeSrc->width - pBox->srcx;
5475
5476	/* Src y, h */
5477	if (pBox->srcy > pSizeSrc->height)
5478	pBox->srcy = pSizeSrc->height;
5479	if (pBox->h > pSizeSrc->height - pBox->srcy)
5480	pBox->h = pSizeSrc->height - pBox->srcy;
5481
5482	/* Src z, d */
5483	if (pBox->srcz > pSizeSrc->depth)
5484	pBox->srcz = pSizeSrc->depth;
5485	if (pBox->d > pSizeSrc->depth - pBox->srcz)
5486	pBox->d = pSizeSrc->depth - pBox->srcz;
5487
5488	/* Dest x, w */
5489	if (pBox->x > pSizeDest->width)
5490	pBox->x = pSizeDest->width;
5491	if (pBox->w > pSizeDest->width - pBox->x)
5492	pBox->w = pSizeDest->width - pBox->x;
5493
5494	/* Dest y, h */
5495	if (pBox->y > pSizeDest->height)
5496	pBox->y = pSizeDest->height;
5497	if (pBox->h > pSizeDest->height - pBox->y)
5498	pBox->h = pSizeDest->height - pBox->y;
5499
5500	/* Dest z, d */
5501	if (pBox->z > pSizeDest->depth)
5502	pBox->z = pSizeDest->depth;
5503	if (pBox->d > pSizeDest->depth - pBox->z)
5504	pBox->d = pSizeDest->depth - pBox->z;
5505	}
5506
5507	/**
5508	* Unsigned coordinates in pBox. Clip to [0; pSize).
5509	*
5510	* @param pSize Source surface dimensions.
5511	* @param pBox Coordinates to be clipped.
5512	*/
5513	void vmsvgaR3ClipBox(const SVGA3dSize pSize, SVGA3dBox pBox)
5514	{
5515	/* x, w */
5516	if (pBox->x > pSize->width)
5517	pBox->x = pSize->width;
5518	if (pBox->w > pSize->width - pBox->x)
5519	pBox->w = pSize->width - pBox->x;
5520
5521	/* y, h */
5522	if (pBox->y > pSize->height)
5523	pBox->y = pSize->height;
5524	if (pBox->h > pSize->height - pBox->y)
5525	pBox->h = pSize->height - pBox->y;
5526
5527	/* z, d */
5528	if (pBox->z > pSize->depth)
5529	pBox->z = pSize->depth;
5530	if (pBox->d > pSize->depth - pBox->z)
5531	pBox->d = pSize->depth - pBox->z;
5532	}
5533
5534	/**
5535	* Clip.
5536	*
5537	* @param pBound Bounding rectangle.
5538	* @param pRect Rectangle to be clipped.
5539	*/
5540	void vmsvgaR3ClipRect(SVGASignedRect const pBound, SVGASignedRect pRect)
5541	{
5542	int32_t left;
5543	int32_t top;
5544	int32_t right;
5545	int32_t bottom;
5546
5547	/* Right order. */
5548	Assert(pBound->left <= pBound->right && pBound->top <= pBound->bottom);
5549	if (pRect->left < pRect->right)
5550	{
5551	left = pRect->left;
5552	right = pRect->right;
5553	}
5554	else
5555	{
5556	left = pRect->right;
5557	right = pRect->left;
5558	}
5559	if (pRect->top < pRect->bottom)
5560	{
5561	top = pRect->top;
5562	bottom = pRect->bottom;
5563	}
5564	else
5565	{
5566	top = pRect->bottom;
5567	bottom = pRect->top;
5568	}
5569
5570	if (left < pBound->left)
5571	left = pBound->left;
5572	if (right < pBound->left)
5573	right = pBound->left;
5574
5575	if (left > pBound->right)
5576	left = pBound->right;
5577	if (right > pBound->right)
5578	right = pBound->right;
5579
5580	if (top < pBound->top)
5581	top = pBound->top;
5582	if (bottom < pBound->top)
5583	bottom = pBound->top;
5584
5585	if (top > pBound->bottom)
5586	top = pBound->bottom;
5587	if (bottom > pBound->bottom)
5588	bottom = pBound->bottom;
5589
5590	pRect->left = left;
5591	pRect->right = right;
5592	pRect->top = top;
5593	pRect->bottom = bottom;
5594	}
5595
5596	/**
5597	* @callback_method_impl{PFNPDMTHREADWAKEUPDEV,
5598	* Unblock the FIFO I/O thread so it can respond to a state change.}
5599	*/
5600	static DECLCALLBACK(int) vmsvgaR3FifoLoopWakeUp(PPDMDEVINS pDevIns, PPDMTHREAD pThread)
5601	{
5602	RT_NOREF(pDevIns);
5603	PVGASTATE pThis = (PVGASTATE)pThread->pvUser;
5604	Log(("vmsvgaR3FifoLoopWakeUp\n"));
5605	return PDMDevHlpSUPSemEventSignal(pDevIns, pThis->svga.hFIFORequestSem);
5606	}
5607
5608	/**
5609	* Enables or disables dirty page tracking for the framebuffer
5610	*
5611	* @param pDevIns The device instance.
5612	* @param pThis The shared VGA/VMSVGA instance data.
5613	* @param fTraces Enable/disable traces
5614	*/
5615	static void vmsvgaR3SetTraces(PPDMDEVINS pDevIns, PVGASTATE pThis, bool fTraces)
5616	{
5617	if ( (!pThis->svga.fConfigured \|\| !pThis->svga.fEnabled)
5618	&& !fTraces)
5619	{
5620	//Assert(pThis->svga.fTraces);
5621	Log(("vmsvgaR3SetTraces: not allowed to disable dirty page tracking when the device is in legacy mode.\n"));
5622	return;
5623	}
5624
5625	pThis->svga.fTraces = fTraces;
5626	if (pThis->svga.fTraces)
5627	{
5628	unsigned cbFrameBuffer = pThis->vram_size;
5629
5630	Log(("vmsvgaR3SetTraces: enable dirty page handling for the frame buffer only (%x bytes)\n", 0));
5631	/** @todo How does this work with screens? */
5632	if (pThis->svga.uHeight != VMSVGA_VAL_UNINITIALIZED)
5633	{
5634	# ifndef DEBUG_bird /* BB-10.3.1 triggers this as it initializes everything to zero. Better just ignore it. */
5635	Assert(pThis->svga.cbScanline);
5636	# endif
5637	/* Hardware enabled; return real framebuffer size .*/
5638	cbFrameBuffer = (uint32_t)pThis->svga.uHeight * pThis->svga.cbScanline;
5639	cbFrameBuffer = RT_ALIGN(cbFrameBuffer, PAGE_SIZE);
5640	}
5641
5642	if (!pThis->svga.fVRAMTracking)
5643	{
5644	Log(("vmsvgaR3SetTraces: enable frame buffer dirty page tracking. (%x bytes; vram %x)\n", cbFrameBuffer, pThis->vram_size));
5645	vgaR3RegisterVRAMHandler(pDevIns, pThis, cbFrameBuffer);
5646	pThis->svga.fVRAMTracking = true;
5647	}
5648	}
5649	else
5650	{
5651	if (pThis->svga.fVRAMTracking)
5652	{
5653	Log(("vmsvgaR3SetTraces: disable frame buffer dirty page tracking\n"));
5654	vgaR3UnregisterVRAMHandler(pDevIns, pThis);
5655	pThis->svga.fVRAMTracking = false;
5656	}
5657	}
5658	}
5659
5660	/**
5661	* @callback_method_impl{FNPCIIOREGIONMAP}
5662	*/
5663	DECLCALLBACK(int) vmsvgaR3PciIORegionFifoMapUnmap(PPDMDEVINS pDevIns, PPDMPCIDEV pPciDev, uint32_t iRegion,
5664	RTGCPHYS GCPhysAddress, RTGCPHYS cb, PCIADDRESSSPACE enmType)
5665	{
5666	PVGASTATE pThis = PDMDEVINS_2_DATA(pDevIns, PVGASTATE);
5667	int rc;
5668	RT_NOREF(pPciDev);
5669	Assert(pPciDev == pDevIns->apPciDevs[0]);
5670
5671	Log(("vmsvgaR3PciIORegionFifoMapUnmap: iRegion=%d GCPhysAddress=%RGp cb=%RGp enmType=%d\n", iRegion, GCPhysAddress, cb, enmType));
5672	AssertReturn( iRegion == pThis->pciRegions.iFIFO
5673	&& ( enmType == PCI_ADDRESS_SPACE_MEM
5674	\|\| (enmType == PCI_ADDRESS_SPACE_MEM_PREFETCH /* got wrong in 6.1.0RC1 */ && pThis->fStateLoaded))
5675	, VERR_INTERNAL_ERROR);
5676	if (GCPhysAddress != NIL_RTGCPHYS)
5677	{
5678	/*
5679	* Mapping the FIFO RAM.
5680	*/
5681	AssertLogRelMsg(cb == pThis->svga.cbFIFO, ("cb=%#RGp cbFIFO=%#x\n", cb, pThis->svga.cbFIFO));
5682	rc = PDMDevHlpMmio2Map(pDevIns, pThis->hMmio2VmSvgaFifo, GCPhysAddress);
5683	AssertRC(rc);
5684
5685	# if defined(VMSVGA_USE_FIFO_ACCESS_HANDLER) \|\| defined(DEBUG_FIFO_ACCESS)
5686	if (RT_SUCCESS(rc))
5687	{
5688	rc = PGMHandlerPhysicalRegister(PDMDevHlpGetVM(pDevIns), GCPhysAddress,
5689	# ifdef DEBUG_FIFO_ACCESS
5690	GCPhysAddress + (pThis->svga.cbFIFO - 1),
5691	# else
5692	GCPhysAddress + PAGE_SIZE - 1,
5693	# endif
5694	pThis->svga.hFifoAccessHandlerType, pThis, NIL_RTR0PTR, NIL_RTRCPTR,
5695	"VMSVGA FIFO");
5696	AssertRC(rc);
5697	}
5698	# endif
5699	if (RT_SUCCESS(rc))
5700	{
5701	pThis->svga.GCPhysFIFO = GCPhysAddress;
5702	Log(("vmsvgaR3IORegionMap: GCPhysFIFO=%RGp cbFIFO=%#x\n", GCPhysAddress, pThis->svga.cbFIFO));
5703	}
5704	rc = VINF_PCI_MAPPING_DONE; /* caller only cares about this status, so it is okay that we overwrite erros here. */
5705	}
5706	else
5707	{
5708	Assert(pThis->svga.GCPhysFIFO);
5709	# if defined(VMSVGA_USE_FIFO_ACCESS_HANDLER) \|\| defined(DEBUG_FIFO_ACCESS)
5710	rc = PGMHandlerPhysicalDeregister(PDMDevHlpGetVM(pDevIns), pThis->svga.GCPhysFIFO);
5711	AssertRC(rc);
5712	# else
5713	rc = VINF_SUCCESS;
5714	# endif
5715	pThis->svga.GCPhysFIFO = 0;
5716	}
5717	return rc;
5718	}
5719
5720	# ifdef VBOX_WITH_VMSVGA3D
5721
5722	/**
5723	* Used by vmsvga3dInfoSurfaceWorker to make the FIFO thread to save one or all
5724	* surfaces to VMSVGA3DMIPMAPLEVEL::pSurfaceData heap buffers.
5725	*
5726	* @param pDevIns The device instance.
5727	* @param pThis The The shared VGA/VMSVGA instance data.
5728	* @param pThisCC The VGA/VMSVGA state for ring-3.
5729	* @param sid Either UINT32_MAX or the ID of a specific surface. If
5730	* UINT32_MAX is used, all surfaces are processed.
5731	*/
5732	void vmsvgaR33dSurfaceUpdateHeapBuffersOnFifoThread(PPDMDEVINS pDevIns, PVGASTATE pThis, PVGASTATECC pThisCC, uint32_t sid)
5733	{
5734	vmsvgaR3RunExtCmdOnFifoThread(pDevIns, pThis, pThisCC, VMSVGA_FIFO_EXTCMD_UPDATE_SURFACE_HEAP_BUFFERS, (void *)(uintptr_t)sid,
5735	sid == UINT32_MAX ? 10 * RT_MS_1SEC : RT_MS_1MIN);
5736	}
5737
5738
5739	/**
5740	* @callback_method_impl{FNDBGFHANDLERDEV, "vmsvga3dsfc"}
5741	*/
5742	DECLCALLBACK(void) vmsvgaR3Info3dSurface(PPDMDEVINS pDevIns, PCDBGFINFOHLP pHlp, const char *pszArgs)
5743	{
5744	/* There might be a specific surface ID at the start of the
5745	arguments, if not show all surfaces. */
5746	uint32_t sid = UINT32_MAX;
5747	if (pszArgs)
5748	pszArgs = RTStrStripL(pszArgs);
5749	if (pszArgs && RT_C_IS_DIGIT(*pszArgs))
5750	sid = RTStrToUInt32(pszArgs);
5751
5752	/* Verbose or terse display, we default to verbose. */
5753	bool fVerbose = true;
5754	if (RTStrIStr(pszArgs, "terse"))
5755	fVerbose = false;
5756
5757	/* The size of the ascii art (x direction, y is 3/4 of x). */
5758	uint32_t cxAscii = 80;
5759	if (RTStrIStr(pszArgs, "gigantic"))
5760	cxAscii = 300;
5761	else if (RTStrIStr(pszArgs, "huge"))
5762	cxAscii = 180;
5763	else if (RTStrIStr(pszArgs, "big"))
5764	cxAscii = 132;
5765	else if (RTStrIStr(pszArgs, "normal"))
5766	cxAscii = 80;
5767	else if (RTStrIStr(pszArgs, "medium"))
5768	cxAscii = 64;
5769	else if (RTStrIStr(pszArgs, "small"))
5770	cxAscii = 48;
5771	else if (RTStrIStr(pszArgs, "tiny"))
5772	cxAscii = 24;
5773
5774	/* Y invert the image when producing the ASCII art. */
5775	bool fInvY = false;
5776	if (RTStrIStr(pszArgs, "invy"))
5777	fInvY = true;
5778
5779	vmsvga3dInfoSurfaceWorker(pDevIns, PDMDEVINS_2_DATA(pDevIns, PVGASTATE), PDMDEVINS_2_DATA_CC(pDevIns, PVGASTATECC),
5780	pHlp, sid, fVerbose, cxAscii, fInvY, NULL);
5781	}
5782
5783
5784	/**
5785	* @callback_method_impl{FNDBGFHANDLERDEV, "vmsvga3dsurf"}
5786	*/
5787	DECLCALLBACK(void) vmsvgaR3Info3dSurfaceBmp(PPDMDEVINS pDevIns, PCDBGFINFOHLP pHlp, const char *pszArgs)
5788	{
5789	/* pszArg = "sid[>dir]"
5790	* Writes %dir%/info-S-sidI.bmp, where S - sequential bitmap number, I - decimal surface id.
5791	*/
5792	char *pszBitmapPath = NULL;
5793	uint32_t sid = UINT32_MAX;
5794	if (pszArgs)
5795	pszArgs = RTStrStripL(pszArgs);
5796	if (pszArgs && RT_C_IS_DIGIT(*pszArgs))
5797	RTStrToUInt32Ex(pszArgs, &pszBitmapPath, 0, &sid);
5798	if ( pszBitmapPath
5799	&& *pszBitmapPath == '>')
5800	++pszBitmapPath;
5801
5802	const bool fVerbose = true;
5803	const uint32_t cxAscii = 0; /* No ASCII */
5804	const bool fInvY = false; /* Do not invert. */
5805	vmsvga3dInfoSurfaceWorker(pDevIns, PDMDEVINS_2_DATA(pDevIns, PVGASTATE), PDMDEVINS_2_DATA_CC(pDevIns, PVGASTATECC),
5806	pHlp, sid, fVerbose, cxAscii, fInvY, pszBitmapPath);
5807	}
5808
5809	/**
5810	* @callback_method_impl{FNDBGFHANDLERDEV, "vmsvga3dctx"}
5811	*/
5812	DECLCALLBACK(void) vmsvgaR3Info3dContext(PPDMDEVINS pDevIns, PCDBGFINFOHLP pHlp, const char *pszArgs)
5813	{
5814	/* There might be a specific surface ID at the start of the
5815	arguments, if not show all contexts. */
5816	uint32_t sid = UINT32_MAX;
5817	if (pszArgs)
5818	pszArgs = RTStrStripL(pszArgs);
5819	if (pszArgs && RT_C_IS_DIGIT(*pszArgs))
5820	sid = RTStrToUInt32(pszArgs);
5821
5822	/* Verbose or terse display, we default to verbose. */
5823	bool fVerbose = true;
5824	if (RTStrIStr(pszArgs, "terse"))
5825	fVerbose = false;
5826
5827	vmsvga3dInfoContextWorker(PDMDEVINS_2_DATA_CC(pDevIns, PVGASTATECC), pHlp, sid, fVerbose);
5828	}
5829	# endif /* VBOX_WITH_VMSVGA3D */
5830
5831	/**
5832	* @callback_method_impl{FNDBGFHANDLERDEV, "vmsvga"}
5833	*/
5834	static DECLCALLBACK(void) vmsvgaR3Info(PPDMDEVINS pDevIns, PCDBGFINFOHLP pHlp, const char *pszArgs)
5835	{
5836	PVGASTATE pThis = PDMDEVINS_2_DATA(pDevIns, PVGASTATE);
5837	PVGASTATECC pThisCC = PDMDEVINS_2_DATA_CC(pDevIns, PVGASTATECC);
5838	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
5839	uint32_t RT_UNTRUSTED_VOLATILE_GUEST *pFIFO = pThisCC->svga.pau32FIFO;
5840	RT_NOREF(pszArgs);
5841
5842	pHlp->pfnPrintf(pHlp, "Extension enabled: %RTbool\n", pThis->svga.fEnabled);
5843	pHlp->pfnPrintf(pHlp, "Configured: %RTbool\n", pThis->svga.fConfigured);
5844	pHlp->pfnPrintf(pHlp, "Base I/O port: %#x\n",
5845	pThis->hIoPortVmSvga != NIL_IOMIOPORTHANDLE
5846	? PDMDevHlpIoPortGetMappingAddress(pDevIns, pThis->hIoPortVmSvga) : UINT32_MAX);
5847	pHlp->pfnPrintf(pHlp, "FIFO address: %RGp\n", pThis->svga.GCPhysFIFO);
5848	pHlp->pfnPrintf(pHlp, "FIFO size: %u (%#x)\n", pThis->svga.cbFIFO, pThis->svga.cbFIFO);
5849	pHlp->pfnPrintf(pHlp, "FIFO external cmd: %#x\n", pThis->svga.u8FIFOExtCommand);
5850	pHlp->pfnPrintf(pHlp, "FIFO extcmd wakeup: %u\n", pThis->svga.fFifoExtCommandWakeup);
5851	pHlp->pfnPrintf(pHlp, "FIFO min/max: %u/%u\n", pFIFO[SVGA_FIFO_MIN], pFIFO[SVGA_FIFO_MAX]);
5852	pHlp->pfnPrintf(pHlp, "Busy: %#x\n", pThis->svga.fBusy);
5853	pHlp->pfnPrintf(pHlp, "Traces: %RTbool (effective: %RTbool)\n", pThis->svga.fTraces, pThis->svga.fVRAMTracking);
5854	pHlp->pfnPrintf(pHlp, "Guest ID: %#x (%d)\n", pThis->svga.u32GuestId, pThis->svga.u32GuestId);
5855	pHlp->pfnPrintf(pHlp, "IRQ status: %#x\n", pThis->svga.u32IrqStatus);
5856	pHlp->pfnPrintf(pHlp, "IRQ mask: %#x\n", pThis->svga.u32IrqMask);
5857	pHlp->pfnPrintf(pHlp, "Pitch lock: %#x (FIFO:%#x)\n", pThis->svga.u32PitchLock, pFIFO[SVGA_FIFO_PITCHLOCK]);
5858	pHlp->pfnPrintf(pHlp, "Current GMR ID: %#x\n", pThis->svga.u32CurrentGMRId);
5859	pHlp->pfnPrintf(pHlp, "Capabilites reg: %#x\n", pThis->svga.u32RegCaps);
5860	pHlp->pfnPrintf(pHlp, "Index reg: %#x\n", pThis->svga.u32IndexReg);
5861	pHlp->pfnPrintf(pHlp, "Action flags: %#x\n", pThis->svga.u32ActionFlags);
5862	pHlp->pfnPrintf(pHlp, "Max display size: %ux%u\n", pThis->svga.u32MaxWidth, pThis->svga.u32MaxHeight);
5863	pHlp->pfnPrintf(pHlp, "Display size: %ux%u %ubpp\n", pThis->svga.uWidth, pThis->svga.uHeight, pThis->svga.uBpp);
5864	pHlp->pfnPrintf(pHlp, "Scanline: %u (%#x)\n", pThis->svga.cbScanline, pThis->svga.cbScanline);
5865	pHlp->pfnPrintf(pHlp, "Viewport position: %ux%u\n", pThis->svga.viewport.x, pThis->svga.viewport.y);
5866	pHlp->pfnPrintf(pHlp, "Viewport size: %ux%u\n", pThis->svga.viewport.cx, pThis->svga.viewport.cy);
5867
5868	pHlp->pfnPrintf(pHlp, "Cursor active: %RTbool\n", pSVGAState->Cursor.fActive);
5869	pHlp->pfnPrintf(pHlp, "Cursor hotspot: %ux%u\n", pSVGAState->Cursor.xHotspot, pSVGAState->Cursor.yHotspot);
5870	pHlp->pfnPrintf(pHlp, "Cursor size: %ux%u\n", pSVGAState->Cursor.width, pSVGAState->Cursor.height);
5871	pHlp->pfnPrintf(pHlp, "Cursor byte size: %u (%#x)\n", pSVGAState->Cursor.cbData, pSVGAState->Cursor.cbData);
5872
5873	pHlp->pfnPrintf(pHlp, "FIFO cursor: state %u, screen %d\n", pFIFO[SVGA_FIFO_CURSOR_ON], pFIFO[SVGA_FIFO_CURSOR_SCREEN_ID]);
5874	pHlp->pfnPrintf(pHlp, "FIFO cursor at: %u,%u\n", pFIFO[SVGA_FIFO_CURSOR_X], pFIFO[SVGA_FIFO_CURSOR_Y]);
5875
5876	pHlp->pfnPrintf(pHlp, "Legacy cursor: ID %u, state %u\n", pThis->svga.uCursorID, pThis->svga.uCursorOn);
5877	pHlp->pfnPrintf(pHlp, "Legacy cursor at: %u,%u\n", pThis->svga.uCursorX, pThis->svga.uCursorY);
5878
5879	# ifdef VBOX_WITH_VMSVGA3D
5880	pHlp->pfnPrintf(pHlp, "3D enabled: %RTbool\n", pThis->svga.f3DEnabled);
5881	# endif
5882	if (pThisCC->pDrv)
5883	{
5884	pHlp->pfnPrintf(pHlp, "Driver mode: %ux%u %ubpp\n", pThisCC->pDrv->cx, pThisCC->pDrv->cy, pThisCC->pDrv->cBits);
5885	pHlp->pfnPrintf(pHlp, "Driver pitch: %u (%#x)\n", pThisCC->pDrv->cbScanline, pThisCC->pDrv->cbScanline);
5886	}
5887
5888	/* Dump screen information. */
5889	for (unsigned iScreen = 0; iScreen < RT_ELEMENTS(pSVGAState->aScreens); ++iScreen)
5890	{
5891	VMSVGASCREENOBJECT *pScreen = vmsvgaR3GetScreenObject(pThisCC, iScreen);
5892	if (pScreen)
5893	{
5894	pHlp->pfnPrintf(pHlp, "Screen %u defined (ID %u):\n", iScreen, pScreen->idScreen);
5895	pHlp->pfnPrintf(pHlp, " %u x %u x %ubpp @ %u, %u\n", pScreen->cWidth, pScreen->cHeight,
5896	pScreen->cBpp, pScreen->xOrigin, pScreen->yOrigin);
5897	pHlp->pfnPrintf(pHlp, " Pitch %u bytes, VRAM offset %X\n", pScreen->cbPitch, pScreen->offVRAM);
5898	pHlp->pfnPrintf(pHlp, " Flags %X", pScreen->fuScreen);
5899	if (pScreen->fuScreen != SVGA_SCREEN_MUST_BE_SET)
5900	{
5901	pHlp->pfnPrintf(pHlp, " (");
5902	if (pScreen->fuScreen & SVGA_SCREEN_IS_PRIMARY)
5903	pHlp->pfnPrintf(pHlp, " IS_PRIMARY");
5904	if (pScreen->fuScreen & SVGA_SCREEN_FULLSCREEN_HINT)
5905	pHlp->pfnPrintf(pHlp, " FULLSCREEN_HINT");
5906	if (pScreen->fuScreen & SVGA_SCREEN_DEACTIVATE)
5907	pHlp->pfnPrintf(pHlp, " DEACTIVATE");
5908	if (pScreen->fuScreen & SVGA_SCREEN_BLANKING)
5909	pHlp->pfnPrintf(pHlp, " BLANKING");
5910	pHlp->pfnPrintf(pHlp, " )");
5911	}
5912	pHlp->pfnPrintf(pHlp, ", %smodified\n", pScreen->fModified ? "" : "not ");
5913	}
5914	}
5915
5916	}
5917
5918	/**
5919	* Portion of VMSVGA state which must be loaded oin the FIFO thread.
5920	*/
5921	static int vmsvgaR3LoadExecFifo(PCPDMDEVHLPR3 pHlp, PVGASTATE pThis, PVGASTATECC pThisCC,
5922	PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass)
5923	{
5924	RT_NOREF(uPass);
5925
5926	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
5927	int rc;
5928
5929	if (uVersion >= VGA_SAVEDSTATE_VERSION_VMSVGA_SCREENS)
5930	{
5931	uint32_t cScreens = 0;
5932	rc = pHlp->pfnSSMGetU32(pSSM, &cScreens);
5933	AssertRCReturn(rc, rc);
5934	AssertLogRelMsgReturn(cScreens <= _64K, /* big enough */
5935	("cScreens=%#x\n", cScreens),
5936	VERR_SSM_DATA_UNIT_FORMAT_CHANGED);
5937
5938	for (uint32_t i = 0; i < cScreens; ++i)
5939	{
5940	VMSVGASCREENOBJECT screen;
5941	RT_ZERO(screen);
5942
5943	rc = pHlp->pfnSSMGetStructEx(pSSM, &screen, sizeof(screen), 0, g_aVMSVGASCREENOBJECTFields, NULL);
5944	AssertLogRelRCReturn(rc, rc);
5945
5946	if (screen.idScreen < RT_ELEMENTS(pSVGAState->aScreens))
5947	{
5948	VMSVGASCREENOBJECT *pScreen = &pSVGAState->aScreens[screen.idScreen];
5949	*pScreen = screen;
5950	pScreen->fModified = true;
5951	}
5952	else
5953	{
5954	LogRel(("VGA: ignored screen object %d\n", screen.idScreen));
5955	}
5956	}
5957	}
5958	else
5959	{
5960	/* Try to setup at least the first screen. */
5961	VMSVGASCREENOBJECT *pScreen = &pSVGAState->aScreens[0];
5962	pScreen->fDefined = true;
5963	pScreen->fModified = true;
5964	pScreen->fuScreen = SVGA_SCREEN_MUST_BE_SET \| SVGA_SCREEN_IS_PRIMARY;
5965	pScreen->idScreen = 0;
5966	pScreen->xOrigin = 0;
5967	pScreen->yOrigin = 0;
5968	pScreen->offVRAM = pThis->svga.uScreenOffset;
5969	pScreen->cbPitch = pThis->svga.cbScanline;
5970	pScreen->cWidth = pThis->svga.uWidth;
5971	pScreen->cHeight = pThis->svga.uHeight;
5972	pScreen->cBpp = pThis->svga.uBpp;
5973	}
5974
5975	return VINF_SUCCESS;
5976	}
5977
5978	/**
5979	* @copydoc FNSSMDEVLOADEXEC
5980	*/
5981	int vmsvgaR3LoadExec(PPDMDEVINS pDevIns, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass)
5982	{
5983	RT_NOREF(uPass);
5984	PVGASTATE pThis = PDMDEVINS_2_DATA(pDevIns, PVGASTATE);
5985	PVGASTATECC pThisCC = PDMDEVINS_2_DATA_CC(pDevIns, PVGASTATECC);
5986	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
5987	PCPDMDEVHLPR3 pHlp = pDevIns->pHlpR3;
5988	int rc;
5989
5990	/* Load our part of the VGAState */
5991	rc = pHlp->pfnSSMGetStructEx(pSSM, &pThis->svga, sizeof(pThis->svga), 0, g_aVGAStateSVGAFields, NULL);
5992	AssertRCReturn(rc, rc);
5993
5994	/* Load the VGA framebuffer. */
5995	AssertCompile(VMSVGA_VGA_FB_BACKUP_SIZE >= _32K);
5996	uint32_t cbVgaFramebuffer = _32K;
5997	if (uVersion >= VGA_SAVEDSTATE_VERSION_VMSVGA_VGA_FB_FIX)
5998	{
5999	rc = pHlp->pfnSSMGetU32(pSSM, &cbVgaFramebuffer);
6000	AssertRCReturn(rc, rc);
6001	AssertLogRelMsgReturn(cbVgaFramebuffer <= _4M && cbVgaFramebuffer >= _32K && RT_IS_POWER_OF_TWO(cbVgaFramebuffer),
6002	("cbVgaFramebuffer=%#x - expected 32KB..4MB, power of two\n", cbVgaFramebuffer),
6003	VERR_SSM_DATA_UNIT_FORMAT_CHANGED);
6004	AssertCompile(VMSVGA_VGA_FB_BACKUP_SIZE <= _4M);
6005	AssertCompile(RT_IS_POWER_OF_TWO(VMSVGA_VGA_FB_BACKUP_SIZE));
6006	}
6007	rc = pHlp->pfnSSMGetMem(pSSM, pThisCC->svga.pbVgaFrameBufferR3, RT_MIN(cbVgaFramebuffer, VMSVGA_VGA_FB_BACKUP_SIZE));
6008	AssertRCReturn(rc, rc);
6009	if (cbVgaFramebuffer > VMSVGA_VGA_FB_BACKUP_SIZE)
6010	pHlp->pfnSSMSkip(pSSM, cbVgaFramebuffer - VMSVGA_VGA_FB_BACKUP_SIZE);
6011	else if (cbVgaFramebuffer < VMSVGA_VGA_FB_BACKUP_SIZE)
6012	RT_BZERO(&pThisCC->svga.pbVgaFrameBufferR3[cbVgaFramebuffer], VMSVGA_VGA_FB_BACKUP_SIZE - cbVgaFramebuffer);
6013
6014	/* Load the VMSVGA state. */
6015	rc = pHlp->pfnSSMGetStructEx(pSSM, pSVGAState, sizeof(*pSVGAState), 0, g_aVMSVGAR3STATEFields, NULL);
6016	AssertRCReturn(rc, rc);
6017
6018	/* Load the active cursor bitmaps. */
6019	if (pSVGAState->Cursor.fActive)
6020	{
6021	pSVGAState->Cursor.pData = RTMemAlloc(pSVGAState->Cursor.cbData);
6022	AssertReturn(pSVGAState->Cursor.pData, VERR_NO_MEMORY);
6023
6024	rc = pHlp->pfnSSMGetMem(pSSM, pSVGAState->Cursor.pData, pSVGAState->Cursor.cbData);
6025	AssertRCReturn(rc, rc);
6026	}
6027
6028	/* Load the GMR state. */
6029	uint32_t cGMR = 256; /* Hardcoded in previous saved state versions. */
6030	if (uVersion >= VGA_SAVEDSTATE_VERSION_VMSVGA_GMR_COUNT)
6031	{
6032	rc = pHlp->pfnSSMGetU32(pSSM, &cGMR);
6033	AssertRCReturn(rc, rc);
6034	/* Numbers of GMRs was never less than 256. 1MB is a large arbitrary limit. */
6035	AssertLogRelMsgReturn(cGMR <= _1M && cGMR >= 256,
6036	("cGMR=%#x - expected 256B..1MB\n", cGMR),
6037	VERR_SSM_DATA_UNIT_FORMAT_CHANGED);
6038	}
6039
6040	if (pThis->svga.cGMR != cGMR)
6041	{
6042	/* Reallocate GMR array. */
6043	Assert(pSVGAState->paGMR != NULL);
6044	RTMemFree(pSVGAState->paGMR);
6045	pSVGAState->paGMR = (PGMR)RTMemAllocZ(cGMR * sizeof(GMR));
6046	AssertReturn(pSVGAState->paGMR, VERR_NO_MEMORY);
6047	pThis->svga.cGMR = cGMR;
6048	}
6049
6050	for (uint32_t i = 0; i < cGMR; ++i)
6051	{
6052	PGMR pGMR = &pSVGAState->paGMR[i];
6053
6054	rc = pHlp->pfnSSMGetStructEx(pSSM, pGMR, sizeof(*pGMR), 0, g_aGMRFields, NULL);
6055	AssertRCReturn(rc, rc);
6056
6057	if (pGMR->numDescriptors)
6058	{
6059	Assert(pGMR->cMaxPages \|\| pGMR->cbTotal);
6060	pGMR->paDesc = (PVMSVGAGMRDESCRIPTOR)RTMemAllocZ(pGMR->numDescriptors * sizeof(VMSVGAGMRDESCRIPTOR));
6061	AssertReturn(pGMR->paDesc, VERR_NO_MEMORY);
6062
6063	for (uint32_t j = 0; j < pGMR->numDescriptors; ++j)
6064	{
6065	rc = pHlp->pfnSSMGetStructEx(pSSM, &pGMR->paDesc[j], sizeof(pGMR->paDesc[j]), 0, g_aVMSVGAGMRDESCRIPTORFields, NULL);
6066	AssertRCReturn(rc, rc);
6067	}
6068	}
6069	}
6070
6071	# ifdef RT_OS_DARWIN /** @todo r=bird: this is normally done on the EMT, so for DARWIN we do that when loading saved state too now. See DevVGA-SVGA3d-shared.h. */
6072	vmsvga3dPowerOn(pDevIns, pThis, PDMDEVINS_2_DATA_CC(pDevIns, PVGASTATECC));
6073	# endif
6074
6075	VMSVGA_STATE_LOAD LoadState;
6076	LoadState.pSSM = pSSM;
6077	LoadState.uVersion = uVersion;
6078	LoadState.uPass = uPass;
6079	rc = vmsvgaR3RunExtCmdOnFifoThread(pDevIns, pThis, pThisCC, VMSVGA_FIFO_EXTCMD_LOADSTATE, &LoadState, RT_INDEFINITE_WAIT);
6080	AssertLogRelRCReturn(rc, rc);
6081
6082	return VINF_SUCCESS;
6083	}
6084
6085	/**
6086	* Reinit the video mode after the state has been loaded.
6087	*/
6088	int vmsvgaR3LoadDone(PPDMDEVINS pDevIns)
6089	{
6090	PVGASTATE pThis = PDMDEVINS_2_DATA(pDevIns, PVGASTATE);
6091	PVGASTATECC pThisCC = PDMDEVINS_2_DATA_CC(pDevIns, PVGASTATECC);
6092	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
6093
6094	/* Set the active cursor. */
6095	if (pSVGAState->Cursor.fActive)
6096	{
6097	/* We don't store the alpha flag, but we can take a guess that if
6098	* the old register interface was used, the cursor was B&W.
6099	*/
6100	bool fAlpha = pThis->svga.uCursorOn ? false : true;
6101
6102	int rc = pThisCC->pDrv->pfnVBVAMousePointerShape(pThisCC->pDrv,
6103	true /fVisible/,
6104	fAlpha,
6105	pSVGAState->Cursor.xHotspot,
6106	pSVGAState->Cursor.yHotspot,
6107	pSVGAState->Cursor.width,
6108	pSVGAState->Cursor.height,
6109	pSVGAState->Cursor.pData);
6110	AssertRC(rc);
6111
6112	if (pThis->svga.uCursorOn)
6113	pThisCC->pDrv->pfnVBVAReportCursorPosition(pThisCC->pDrv, VBVA_CURSOR_VALID_DATA, SVGA_ID_INVALID, pThis->svga.uCursorX, pThis->svga.uCursorY);
6114	}
6115
6116	/* If the VRAM handler should not be registered, we have to explicitly
6117	* unregister it here!
6118	*/
6119	if (!pThis->svga.fVRAMTracking)
6120	{
6121	vgaR3UnregisterVRAMHandler(pDevIns, pThis);
6122	}
6123
6124	/* Let the FIFO thread deal with changing the mode. */
6125	ASMAtomicOrU32(&pThis->svga.u32ActionFlags, VMSVGA_ACTION_CHANGEMODE);
6126
6127	return VINF_SUCCESS;
6128	}
6129
6130	/**
6131	* Portion of SVGA state which must be saved in the FIFO thread.
6132	*/
6133	static int vmsvgaR3SaveExecFifo(PCPDMDEVHLPR3 pHlp, PVGASTATECC pThisCC, PSSMHANDLE pSSM)
6134	{
6135	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
6136	int rc;
6137
6138	/* Save the screen objects. */
6139	/* Count defined screen object. */
6140	uint32_t cScreens = 0;
6141	for (uint32_t i = 0; i < RT_ELEMENTS(pSVGAState->aScreens); ++i)
6142	{
6143	if (pSVGAState->aScreens[i].fDefined)
6144	++cScreens;
6145	}
6146
6147	rc = pHlp->pfnSSMPutU32(pSSM, cScreens);
6148	AssertLogRelRCReturn(rc, rc);
6149
6150	for (uint32_t i = 0; i < cScreens; ++i)
6151	{
6152	VMSVGASCREENOBJECT *pScreen = &pSVGAState->aScreens[i];
6153
6154	rc = pHlp->pfnSSMPutStructEx(pSSM, pScreen, sizeof(*pScreen), 0, g_aVMSVGASCREENOBJECTFields, NULL);
6155	AssertLogRelRCReturn(rc, rc);
6156	}
6157	return VINF_SUCCESS;
6158	}
6159
6160	/**
6161	* @copydoc FNSSMDEVSAVEEXEC
6162	*/
6163	int vmsvgaR3SaveExec(PPDMDEVINS pDevIns, PSSMHANDLE pSSM)
6164	{
6165	PVGASTATE pThis = PDMDEVINS_2_DATA(pDevIns, PVGASTATE);
6166	PVGASTATECC pThisCC = PDMDEVINS_2_DATA_CC(pDevIns, PVGASTATECC);
6167	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
6168	PCPDMDEVHLPR3 pHlp = pDevIns->pHlpR3;
6169	int rc;
6170
6171	/* Save our part of the VGAState */
6172	rc = pHlp->pfnSSMPutStructEx(pSSM, &pThis->svga, sizeof(pThis->svga), 0, g_aVGAStateSVGAFields, NULL);
6173	AssertLogRelRCReturn(rc, rc);
6174
6175	/* Save the framebuffer backup. */
6176	rc = pHlp->pfnSSMPutU32(pSSM, VMSVGA_VGA_FB_BACKUP_SIZE);
6177	rc = pHlp->pfnSSMPutMem(pSSM, pThisCC->svga.pbVgaFrameBufferR3, VMSVGA_VGA_FB_BACKUP_SIZE);
6178	AssertLogRelRCReturn(rc, rc);
6179
6180	/* Save the VMSVGA state. */
6181	rc = pHlp->pfnSSMPutStructEx(pSSM, pSVGAState, sizeof(*pSVGAState), 0, g_aVMSVGAR3STATEFields, NULL);
6182	AssertLogRelRCReturn(rc, rc);
6183
6184	/* Save the active cursor bitmaps. */
6185	if (pSVGAState->Cursor.fActive)
6186	{
6187	rc = pHlp->pfnSSMPutMem(pSSM, pSVGAState->Cursor.pData, pSVGAState->Cursor.cbData);
6188	AssertLogRelRCReturn(rc, rc);
6189	}
6190
6191	/* Save the GMR state */
6192	rc = pHlp->pfnSSMPutU32(pSSM, pThis->svga.cGMR);
6193	AssertLogRelRCReturn(rc, rc);
6194	for (uint32_t i = 0; i < pThis->svga.cGMR; ++i)
6195	{
6196	PGMR pGMR = &pSVGAState->paGMR[i];
6197
6198	rc = pHlp->pfnSSMPutStructEx(pSSM, pGMR, sizeof(*pGMR), 0, g_aGMRFields, NULL);
6199	AssertLogRelRCReturn(rc, rc);
6200
6201	for (uint32_t j = 0; j < pGMR->numDescriptors; ++j)
6202	{
6203	rc = pHlp->pfnSSMPutStructEx(pSSM, &pGMR->paDesc[j], sizeof(pGMR->paDesc[j]), 0, g_aVMSVGAGMRDESCRIPTORFields, NULL);
6204	AssertLogRelRCReturn(rc, rc);
6205	}
6206	}
6207
6208	/*
6209	* Must save some state (3D in particular) in the FIFO thread.
6210	*/
6211	rc = vmsvgaR3RunExtCmdOnFifoThread(pDevIns, pThis, pThisCC, VMSVGA_FIFO_EXTCMD_SAVESTATE, pSSM, RT_INDEFINITE_WAIT);
6212	AssertLogRelRCReturn(rc, rc);
6213
6214	return VINF_SUCCESS;
6215	}
6216
6217	/**
6218	* Destructor for PVMSVGAR3STATE structure.
6219	*
6220	* @param pThis The shared VGA/VMSVGA instance data.
6221	* @param pSVGAState Pointer to the structure. It is not deallocated.
6222	*/
6223	static void vmsvgaR3StateTerm(PVGASTATE pThis, PVMSVGAR3STATE pSVGAState)
6224	{
6225	# ifndef VMSVGA_USE_EMT_HALT_CODE
6226	if (pSVGAState->hBusyDelayedEmts != NIL_RTSEMEVENTMULTI)
6227	{
6228	RTSemEventMultiDestroy(pSVGAState->hBusyDelayedEmts);
6229	pSVGAState->hBusyDelayedEmts = NIL_RTSEMEVENT;
6230	}
6231	# endif
6232
6233	if (pSVGAState->Cursor.fActive)
6234	{
6235	RTMemFreeZ(pSVGAState->Cursor.pData, pSVGAState->Cursor.cbData);
6236	pSVGAState->Cursor.pData = NULL;
6237	pSVGAState->Cursor.fActive = false;
6238	}
6239
6240	if (pSVGAState->paGMR)
6241	{
6242	for (unsigned i = 0; i < pThis->svga.cGMR; ++i)
6243	if (pSVGAState->paGMR[i].paDesc)
6244	RTMemFree(pSVGAState->paGMR[i].paDesc);
6245
6246	RTMemFree(pSVGAState->paGMR);
6247	pSVGAState->paGMR = NULL;
6248	}
6249	}
6250
6251	/**
6252	* Constructor for PVMSVGAR3STATE structure.
6253	*
6254	* @returns VBox status code.
6255	* @param pThis The shared VGA/VMSVGA instance data.
6256	* @param pSVGAState Pointer to the structure. It is already allocated.
6257	*/
6258	static int vmsvgaR3StateInit(PVGASTATE pThis, PVMSVGAR3STATE pSVGAState)
6259	{
6260	int rc = VINF_SUCCESS;
6261	RT_ZERO(*pSVGAState);
6262
6263	pSVGAState->paGMR = (PGMR)RTMemAllocZ(pThis->svga.cGMR * sizeof(GMR));
6264	AssertReturn(pSVGAState->paGMR, VERR_NO_MEMORY);
6265
6266	# ifndef VMSVGA_USE_EMT_HALT_CODE
6267	/* Create semaphore for delaying EMTs wait for the FIFO to stop being busy. */
6268	rc = RTSemEventMultiCreate(&pSVGAState->hBusyDelayedEmts);
6269	AssertRCReturn(rc, rc);
6270	# endif
6271
6272	return rc;
6273	}
6274
6275	/**
6276	* Initializes the host capabilities: registers and FIFO.
6277	*
6278	* @returns VBox status code.
6279	* @param pThis The shared VGA/VMSVGA instance data.
6280	* @param pThisCC The VGA/VMSVGA state for ring-3.
6281	*/
6282	static void vmsvgaR3InitCaps(PVGASTATE pThis, PVGASTATECC pThisCC)
6283	{
6284	/* Register caps. */
6285	pThis->svga.u32RegCaps = SVGA_CAP_GMR
6286	\| SVGA_CAP_GMR2
6287	\| SVGA_CAP_CURSOR
6288	\| SVGA_CAP_CURSOR_BYPASS
6289	\| SVGA_CAP_CURSOR_BYPASS_2
6290	\| SVGA_CAP_EXTENDED_FIFO
6291	\| SVGA_CAP_IRQMASK
6292	\| SVGA_CAP_PITCHLOCK
6293	\| SVGA_CAP_RECT_COPY
6294	\| SVGA_CAP_TRACES
6295	\| SVGA_CAP_SCREEN_OBJECT_2
6296	\| SVGA_CAP_ALPHA_CURSOR;
6297	# ifdef VBOX_WITH_VMSVGA3D
6298	pThis->svga.u32RegCaps \|= SVGA_CAP_3D;
6299	# endif
6300
6301	/* Clear the FIFO. */
6302	RT_BZERO(pThisCC->svga.pau32FIFO, pThis->svga.cbFIFO);
6303
6304	/* Setup FIFO capabilities. */
6305	pThisCC->svga.pau32FIFO[SVGA_FIFO_CAPABILITIES] = SVGA_FIFO_CAP_FENCE
6306	\| SVGA_FIFO_CAP_CURSOR_BYPASS_3
6307	\| SVGA_FIFO_CAP_GMR2
6308	\| SVGA_FIFO_CAP_3D_HWVERSION_REVISED
6309	\| SVGA_FIFO_CAP_SCREEN_OBJECT_2
6310	\| SVGA_FIFO_CAP_RESERVE
6311	\| SVGA_FIFO_CAP_PITCHLOCK;
6312
6313	/* Valid with SVGA_FIFO_CAP_SCREEN_OBJECT_2 */
6314	pThisCC->svga.pau32FIFO[SVGA_FIFO_CURSOR_SCREEN_ID] = SVGA_ID_INVALID;
6315	}
6316
6317	# ifdef VBOX_WITH_VMSVGA3D
6318	/** Names for the vmsvga 3d capabilities, prefixed with format type hint char. */
6319	static const char * const g_apszVmSvgaDevCapNames[] =
6320	{
6321	"x3D", /* = 0 */
6322	"xMAX_LIGHTS",
6323	"xMAX_TEXTURES",
6324	"xMAX_CLIP_PLANES",
6325	"xVERTEX_SHADER_VERSION",
6326	"xVERTEX_SHADER",
6327	"xFRAGMENT_SHADER_VERSION",
6328	"xFRAGMENT_SHADER",
6329	"xMAX_RENDER_TARGETS",
6330	"xS23E8_TEXTURES",
6331	"xS10E5_TEXTURES",
6332	"xMAX_FIXED_VERTEXBLEND",
6333	"xD16_BUFFER_FORMAT",
6334	"xD24S8_BUFFER_FORMAT",
6335	"xD24X8_BUFFER_FORMAT",
6336	"xQUERY_TYPES",
6337	"xTEXTURE_GRADIENT_SAMPLING",
6338	"rMAX_POINT_SIZE",
6339	"xMAX_SHADER_TEXTURES",
6340	"xMAX_TEXTURE_WIDTH",
6341	"xMAX_TEXTURE_HEIGHT",
6342	"xMAX_VOLUME_EXTENT",
6343	"xMAX_TEXTURE_REPEAT",
6344	"xMAX_TEXTURE_ASPECT_RATIO",
6345	"xMAX_TEXTURE_ANISOTROPY",
6346	"xMAX_PRIMITIVE_COUNT",
6347	"xMAX_VERTEX_INDEX",
6348	"xMAX_VERTEX_SHADER_INSTRUCTIONS",
6349	"xMAX_FRAGMENT_SHADER_INSTRUCTIONS",
6350	"xMAX_VERTEX_SHADER_TEMPS",
6351	"xMAX_FRAGMENT_SHADER_TEMPS",
6352	"xTEXTURE_OPS",
6353	"xSURFACEFMT_X8R8G8B8",
6354	"xSURFACEFMT_A8R8G8B8",
6355	"xSURFACEFMT_A2R10G10B10",
6356	"xSURFACEFMT_X1R5G5B5",
6357	"xSURFACEFMT_A1R5G5B5",
6358	"xSURFACEFMT_A4R4G4B4",
6359	"xSURFACEFMT_R5G6B5",
6360	"xSURFACEFMT_LUMINANCE16",
6361	"xSURFACEFMT_LUMINANCE8_ALPHA8",
6362	"xSURFACEFMT_ALPHA8",
6363	"xSURFACEFMT_LUMINANCE8",
6364	"xSURFACEFMT_Z_D16",
6365	"xSURFACEFMT_Z_D24S8",
6366	"xSURFACEFMT_Z_D24X8",
6367	"xSURFACEFMT_DXT1",
6368	"xSURFACEFMT_DXT2",
6369	"xSURFACEFMT_DXT3",
6370	"xSURFACEFMT_DXT4",
6371	"xSURFACEFMT_DXT5",
6372	"xSURFACEFMT_BUMPX8L8V8U8",
6373	"xSURFACEFMT_A2W10V10U10",
6374	"xSURFACEFMT_BUMPU8V8",
6375	"xSURFACEFMT_Q8W8V8U8",
6376	"xSURFACEFMT_CxV8U8",
6377	"xSURFACEFMT_R_S10E5",
6378	"xSURFACEFMT_R_S23E8",
6379	"xSURFACEFMT_RG_S10E5",
6380	"xSURFACEFMT_RG_S23E8",
6381	"xSURFACEFMT_ARGB_S10E5",
6382	"xSURFACEFMT_ARGB_S23E8",
6383	"xMISSING62",
6384	"xMAX_VERTEX_SHADER_TEXTURES",
6385	"xMAX_SIMULTANEOUS_RENDER_TARGETS",
6386	"xSURFACEFMT_V16U16",
6387	"xSURFACEFMT_G16R16",
6388	"xSURFACEFMT_A16B16G16R16",
6389	"xSURFACEFMT_UYVY",
6390	"xSURFACEFMT_YUY2",
6391	"xMULTISAMPLE_NONMASKABLESAMPLES",
6392	"xMULTISAMPLE_MASKABLESAMPLES",
6393	"xALPHATOCOVERAGE",
6394	"xSUPERSAMPLE",
6395	"xAUTOGENMIPMAPS",
6396	"xSURFACEFMT_NV12",
6397	"xSURFACEFMT_AYUV",
6398	"xMAX_CONTEXT_IDS",
6399	"xMAX_SURFACE_IDS",
6400	"xSURFACEFMT_Z_DF16",
6401	"xSURFACEFMT_Z_DF24",
6402	"xSURFACEFMT_Z_D24S8_INT",
6403	"xSURFACEFMT_BC4_UNORM",
6404	"xSURFACEFMT_BC5_UNORM", /* 83 */
6405	};
6406
6407	/**
6408	* Initializes the host 3D capabilities in FIFO.
6409	*
6410	* @returns VBox status code.
6411	* @param pThis The shared VGA/VMSVGA instance data.
6412	* @param pThisCC The VGA/VMSVGA state for ring-3.
6413	*/
6414	static void vmsvgaR3InitFifo3DCaps(PVGASTATECC pThisCC)
6415	{
6416	/** @todo Probably query the capabilities once and cache in a memory buffer. */
6417	bool fSavedBuffering = RTLogRelSetBuffering(true);
6418	SVGA3dCapsRecord *pCaps;
6419	SVGA3dCapPair *pData;
6420	uint32_t idxCap = 0;
6421
6422	/* 3d hardware version; latest and greatest */
6423	pThisCC->svga.pau32FIFO[SVGA_FIFO_3D_HWVERSION_REVISED] = SVGA3D_HWVERSION_CURRENT;
6424	pThisCC->svga.pau32FIFO[SVGA_FIFO_3D_HWVERSION] = SVGA3D_HWVERSION_CURRENT;
6425
6426	pCaps = (SVGA3dCapsRecord *)&pThisCC->svga.pau32FIFO[SVGA_FIFO_3D_CAPS];
6427	pCaps->header.type = SVGA3DCAPS_RECORD_DEVCAPS;
6428	pData = (SVGA3dCapPair *)&pCaps->data;
6429
6430	/* Fill out all 3d capabilities. */
6431	for (unsigned i = 0; i < SVGA3D_DEVCAP_MAX; i++)
6432	{
6433	uint32_t val = 0;
6434
6435	int rc = vmsvga3dQueryCaps(pThisCC, i, &val);
6436	if (RT_SUCCESS(rc))
6437	{
6438	pData[idxCap][0] = i;
6439	pData[idxCap][1] = val;
6440	idxCap++;
6441	if (g_apszVmSvgaDevCapNames[i][0] == 'x')
6442	LogRel(("VMSVGA3d: cap[%u]=%#010x {%s}\n", i, val, &g_apszVmSvgaDevCapNames[i][1]));
6443	else
6444	LogRel(("VMSVGA3d: cap[%u]=%d.%04u {%s}\n", i, (int)(float )&val, (unsigned)((float )&val * 10000) % 10000,
6445	&g_apszVmSvgaDevCapNames[i][1]));
6446	}
6447	else
6448	LogRel(("VMSVGA3d: cap[%u]=failed rc=%Rrc! {%s}\n", i, rc, &g_apszVmSvgaDevCapNames[i][1]));
6449	}
6450	pCaps->header.length = (sizeof(pCaps->header) + idxCap * sizeof(SVGA3dCapPair)) / sizeof(uint32_t);
6451	pCaps = (SVGA3dCapsRecord )((uint32_t )pCaps + pCaps->header.length);
6452
6453	/* Mark end of record array. */
6454	pCaps->header.length = 0;
6455
6456	RTLogRelSetBuffering(fSavedBuffering);
6457	}
6458
6459	# endif
6460
6461	/**
6462	* Resets the SVGA hardware state
6463	*
6464	* @returns VBox status code.
6465	* @param pDevIns The device instance.
6466	*/
6467	int vmsvgaR3Reset(PPDMDEVINS pDevIns)
6468	{
6469	PVGASTATE pThis = PDMDEVINS_2_DATA(pDevIns, PVGASTATE);
6470	PVGASTATECC pThisCC = PDMDEVINS_2_DATA_CC(pDevIns, PVGASTATECC);
6471	PVMSVGAR3STATE pSVGAState = pThisCC->svga.pSvgaR3State;
6472
6473	/* Reset before init? */
6474	if (!pSVGAState)
6475	return VINF_SUCCESS;
6476
6477	Log(("vmsvgaR3Reset\n"));
6478
6479	/* Reset the FIFO processing as well as the 3d state (if we have one). */
6480	pThisCC->svga.pau32FIFO[SVGA_FIFO_NEXT_CMD] = pThisCC->svga.pau32FIFO[SVGA_FIFO_STOP] = 0; /** @todo should probably let the FIFO thread do this ... */
6481	int rc = vmsvgaR3RunExtCmdOnFifoThread(pDevIns, pThis, pThisCC, VMSVGA_FIFO_EXTCMD_RESET, NULL /pvParam/, 10000 /ms/);
6482
6483	/* Reset other stuff. */
6484	pThis->svga.cScratchRegion = VMSVGA_SCRATCH_SIZE;
6485	RT_ZERO(pThis->svga.au32ScratchRegion);
6486
6487	vmsvgaR3StateTerm(pThis, pThisCC->svga.pSvgaR3State);
6488	vmsvgaR3StateInit(pThis, pThisCC->svga.pSvgaR3State);
6489
6490	RT_BZERO(pThisCC->svga.pbVgaFrameBufferR3, VMSVGA_VGA_FB_BACKUP_SIZE);
6491
6492	/* Initialize FIFO and register capabilities. */
6493	vmsvgaR3InitCaps(pThis, pThisCC);
6494
6495	# ifdef VBOX_WITH_VMSVGA3D
6496	if (pThis->svga.f3DEnabled)
6497	vmsvgaR3InitFifo3DCaps(pThisCC);
6498	# endif
6499
6500	/* VRAM tracking is enabled by default during bootup. */
6501	pThis->svga.fVRAMTracking = true;
6502	pThis->svga.fEnabled = false;
6503
6504	/* Invalidate current settings. */
6505	pThis->svga.uWidth = VMSVGA_VAL_UNINITIALIZED;
6506	pThis->svga.uHeight = VMSVGA_VAL_UNINITIALIZED;
6507	pThis->svga.uBpp = pThis->svga.uHostBpp;
6508	pThis->svga.cbScanline = 0;
6509	pThis->svga.u32PitchLock = 0;
6510
6511	return rc;
6512	}
6513
6514	/**
6515	* Cleans up the SVGA hardware state
6516	*
6517	* @returns VBox status code.
6518	* @param pDevIns The device instance.
6519	*/
6520	int vmsvgaR3Destruct(PPDMDEVINS pDevIns)
6521	{
6522	PVGASTATE pThis = PDMDEVINS_2_DATA(pDevIns, PVGASTATE);
6523	PVGASTATECC pThisCC = PDMDEVINS_2_DATA_CC(pDevIns, PVGASTATECC);
6524
6525	/*
6526	* Ask the FIFO thread to terminate the 3d state and then terminate it.
6527	*/
6528	if (pThisCC->svga.pFIFOIOThread)
6529	{
6530	int rc = vmsvgaR3RunExtCmdOnFifoThread(pDevIns, pThis, pThisCC, VMSVGA_FIFO_EXTCMD_TERMINATE,
6531	NULL /pvParam/, 30000 /ms/);
6532	AssertLogRelRC(rc);
6533
6534	rc = PDMDevHlpThreadDestroy(pDevIns, pThisCC->svga.pFIFOIOThread, NULL);
6535	AssertLogRelRC(rc);
6536	pThisCC->svga.pFIFOIOThread = NULL;
6537	}
6538
6539	/*
6540	* Destroy the special SVGA state.
6541	*/
6542	if (pThisCC->svga.pSvgaR3State)
6543	{
6544	vmsvgaR3StateTerm(pThis, pThisCC->svga.pSvgaR3State);
6545
6546	RTMemFree(pThisCC->svga.pSvgaR3State);
6547	pThisCC->svga.pSvgaR3State = NULL;
6548	}
6549
6550	/*
6551	* Free our resources residing in the VGA state.
6552	*/
6553	if (pThisCC->svga.pbVgaFrameBufferR3)
6554	{
6555	RTMemFree(pThisCC->svga.pbVgaFrameBufferR3);
6556	pThisCC->svga.pbVgaFrameBufferR3 = NULL;
6557	}
6558	if (pThisCC->svga.hFIFOExtCmdSem != NIL_RTSEMEVENT)
6559	{
6560	RTSemEventDestroy(pThisCC->svga.hFIFOExtCmdSem);
6561	pThisCC->svga.hFIFOExtCmdSem = NIL_RTSEMEVENT;
6562	}
6563	if (pThis->svga.hFIFORequestSem != NIL_SUPSEMEVENT)
6564	{
6565	PDMDevHlpSUPSemEventClose(pDevIns, pThis->svga.hFIFORequestSem);
6566	pThis->svga.hFIFORequestSem = NIL_SUPSEMEVENT;
6567	}
6568
6569	return VINF_SUCCESS;
6570	}
6571
6572	/**
6573	* Initialize the SVGA hardware state
6574	*
6575	* @returns VBox status code.
6576	* @param pDevIns The device instance.
6577	*/
6578	int vmsvgaR3Init(PPDMDEVINS pDevIns)
6579	{
6580	PVGASTATE pThis = PDMDEVINS_2_DATA(pDevIns, PVGASTATE);
6581	PVGASTATECC pThisCC = PDMDEVINS_2_DATA_CC(pDevIns, PVGASTATECC);
6582	PVMSVGAR3STATE pSVGAState;
6583	int rc;
6584
6585	pThis->svga.cScratchRegion = VMSVGA_SCRATCH_SIZE;
6586	memset(pThis->svga.au32ScratchRegion, 0, sizeof(pThis->svga.au32ScratchRegion));
6587
6588	pThis->svga.cGMR = VMSVGA_MAX_GMR_IDS;
6589
6590	/* Necessary for creating a backup of the text mode frame buffer when switching into svga mode. */
6591	pThisCC->svga.pbVgaFrameBufferR3 = (uint8_t *)RTMemAllocZ(VMSVGA_VGA_FB_BACKUP_SIZE);
6592	AssertReturn(pThisCC->svga.pbVgaFrameBufferR3, VERR_NO_MEMORY);
6593
6594	/* Create event semaphore. */
6595	rc = PDMDevHlpSUPSemEventCreate(pDevIns, &pThis->svga.hFIFORequestSem);
6596	AssertRCReturn(rc, rc);
6597
6598	/* Create event semaphore. */
6599	rc = RTSemEventCreate(&pThisCC->svga.hFIFOExtCmdSem);
6600	AssertRCReturn(rc, rc);
6601
6602	pThisCC->svga.pSvgaR3State = (PVMSVGAR3STATE)RTMemAlloc(sizeof(VMSVGAR3STATE));
6603	AssertReturn(pThisCC->svga.pSvgaR3State, VERR_NO_MEMORY);
6604
6605	rc = vmsvgaR3StateInit(pThis, pThisCC->svga.pSvgaR3State);
6606	AssertMsgRCReturn(rc, ("Failed to create pSvgaR3State.\n"), rc);
6607
6608	pSVGAState = pThisCC->svga.pSvgaR3State;
6609
6610	/* Initialize FIFO and register capabilities. */
6611	vmsvgaR3InitCaps(pThis, pThisCC);
6612
6613	# ifdef VBOX_WITH_VMSVGA3D
6614	if (pThis->svga.f3DEnabled)
6615	{
6616	rc = vmsvga3dInit(pDevIns, pThis, pThisCC);
6617	if (RT_FAILURE(rc))
6618	{
6619	LogRel(("VMSVGA3d: 3D support disabled! (vmsvga3dInit -> %Rrc)\n", rc));
6620	pThis->svga.f3DEnabled = false;
6621	}
6622	}
6623	# endif
6624	/* VRAM tracking is enabled by default during bootup. */
6625	pThis->svga.fVRAMTracking = true;
6626
6627	/* Set up the host bpp. This value is as a default for the programmable
6628	* bpp value. On old implementations, SVGA_REG_HOST_BITS_PER_PIXEL did not
6629	* exist and SVGA_REG_BITS_PER_PIXEL was read-only, returning what was later
6630	* separated as SVGA_REG_HOST_BITS_PER_PIXEL.
6631	*
6632	* NB: The driver cBits value is currently constant for the lifetime of the
6633	* VM. If that changes, the host bpp logic might need revisiting.
6634	*/
6635	pThis->svga.uHostBpp = (pThisCC->pDrv->cBits + 7) & ~7;
6636
6637	/* Invalidate current settings. */
6638	pThis->svga.uWidth = VMSVGA_VAL_UNINITIALIZED;
6639	pThis->svga.uHeight = VMSVGA_VAL_UNINITIALIZED;
6640	pThis->svga.uBpp = pThis->svga.uHostBpp;
6641	pThis->svga.cbScanline = 0;
6642
6643	pThis->svga.u32MaxWidth = VBE_DISPI_MAX_YRES;
6644	pThis->svga.u32MaxHeight = VBE_DISPI_MAX_XRES;
6645	while (pThis->svga.u32MaxWidth * pThis->svga.u32MaxHeight * 4 /* 32 bpp */ > pThis->vram_size)
6646	{
6647	pThis->svga.u32MaxWidth -= 256;
6648	pThis->svga.u32MaxHeight -= 256;
6649	}
6650	Log(("VMSVGA: Maximum size (%d,%d)\n", pThis->svga.u32MaxWidth, pThis->svga.u32MaxHeight));
6651
6652	# ifdef DEBUG_GMR_ACCESS
6653	/* Register the GMR access handler type. */
6654	rc = PGMR3HandlerPhysicalTypeRegister(PDMDevHlpGetVM(pDevIns), PGMPHYSHANDLERKIND_WRITE,
6655	vmsvgaR3GmrAccessHandler,
6656	NULL, NULL, NULL,
6657	NULL, NULL, NULL,
6658	"VMSVGA GMR", &pThis->svga.hGmrAccessHandlerType);
6659	AssertRCReturn(rc, rc);
6660	# endif
6661
6662	# if defined(VMSVGA_USE_FIFO_ACCESS_HANDLER) \|\| defined(DEBUG_FIFO_ACCESS)
6663	/* Register the FIFO access handler type. In addition to
6664	debugging FIFO access, this is also used to facilitate
6665	extended fifo thread sleeps. */
6666	rc = PGMR3HandlerPhysicalTypeRegister(PDMDevHlpGetVM(pDevIns),
6667	# ifdef DEBUG_FIFO_ACCESS
6668	PGMPHYSHANDLERKIND_ALL,
6669	# else
6670	PGMPHYSHANDLERKIND_WRITE,
6671	# endif
6672	vmsvgaR3FifoAccessHandler,
6673	NULL, NULL, NULL,
6674	NULL, NULL, NULL,
6675	"VMSVGA FIFO", &pThis->svga.hFifoAccessHandlerType);
6676	AssertRCReturn(rc, rc);
6677	# endif
6678
6679	/* Create the async IO thread. */
6680	rc = PDMDevHlpThreadCreate(pDevIns, &pThisCC->svga.pFIFOIOThread, pThis, vmsvgaR3FifoLoop, vmsvgaR3FifoLoopWakeUp, 0,
6681	RTTHREADTYPE_IO, "VMSVGA FIFO");
6682	if (RT_FAILURE(rc))
6683	{
6684	AssertMsgFailed(("%s: Async IO Thread creation for FIFO handling failed rc=%d\n", __FUNCTION__, rc));
6685	return rc;
6686	}
6687
6688	/*
6689	* Statistics.
6690	*/
6691	# define REG_CNT(a_pvSample, a_pszName, a_pszDesc) \
6692	PDMDevHlpSTAMRegister(pDevIns, (a_pvSample), STAMTYPE_COUNTER, a_pszName, STAMUNIT_OCCURENCES, a_pszDesc)
6693	# define REG_PRF(a_pvSample, a_pszName, a_pszDesc) \
6694	PDMDevHlpSTAMRegister(pDevIns, (a_pvSample), STAMTYPE_PROFILE, a_pszName, STAMUNIT_TICKS_PER_CALL, a_pszDesc)
6695	# ifdef VBOX_WITH_STATISTICS
6696	REG_PRF(&pSVGAState->StatR3Cmd3dDrawPrimitivesProf, "VMSVGA/Cmd/3dDrawPrimitivesProf", "Profiling of SVGA_3D_CMD_DRAW_PRIMITIVES.");
6697	REG_PRF(&pSVGAState->StatR3Cmd3dPresentProf, "VMSVGA/Cmd/3dPresentProfBoth", "Profiling of SVGA_3D_CMD_PRESENT and SVGA_3D_CMD_PRESENT_READBACK.");
6698	REG_PRF(&pSVGAState->StatR3Cmd3dSurfaceDmaProf, "VMSVGA/Cmd/3dSurfaceDmaProf", "Profiling of SVGA_3D_CMD_SURFACE_DMA.");
6699	# endif
6700	REG_PRF(&pSVGAState->StatR3Cmd3dBlitSurfaceToScreenProf, "VMSVGA/Cmd/3dBlitSurfaceToScreenProf", "Profiling of SVGA_3D_CMD_BLIT_SURFACE_TO_SCREEN.");
6701	REG_CNT(&pSVGAState->StatR3Cmd3dActivateSurface, "VMSVGA/Cmd/3dActivateSurface", "SVGA_3D_CMD_ACTIVATE_SURFACE");
6702	REG_CNT(&pSVGAState->StatR3Cmd3dBeginQuery, "VMSVGA/Cmd/3dBeginQuery", "SVGA_3D_CMD_BEGIN_QUERY");
6703	REG_CNT(&pSVGAState->StatR3Cmd3dClear, "VMSVGA/Cmd/3dClear", "SVGA_3D_CMD_CLEAR");
6704	REG_CNT(&pSVGAState->StatR3Cmd3dContextDefine, "VMSVGA/Cmd/3dContextDefine", "SVGA_3D_CMD_CONTEXT_DEFINE");
6705	REG_CNT(&pSVGAState->StatR3Cmd3dContextDestroy, "VMSVGA/Cmd/3dContextDestroy", "SVGA_3D_CMD_CONTEXT_DESTROY");
6706	REG_CNT(&pSVGAState->StatR3Cmd3dDeactivateSurface, "VMSVGA/Cmd/3dDeactivateSurface", "SVGA_3D_CMD_DEACTIVATE_SURFACE");
6707	REG_CNT(&pSVGAState->StatR3Cmd3dDrawPrimitives, "VMSVGA/Cmd/3dDrawPrimitives", "SVGA_3D_CMD_DRAW_PRIMITIVES");
6708	REG_CNT(&pSVGAState->StatR3Cmd3dEndQuery, "VMSVGA/Cmd/3dEndQuery", "SVGA_3D_CMD_END_QUERY");
6709	REG_CNT(&pSVGAState->StatR3Cmd3dGenerateMipmaps, "VMSVGA/Cmd/3dGenerateMipmaps", "SVGA_3D_CMD_GENERATE_MIPMAPS");
6710	REG_CNT(&pSVGAState->StatR3Cmd3dPresent, "VMSVGA/Cmd/3dPresent", "SVGA_3D_CMD_PRESENT");
6711	REG_CNT(&pSVGAState->StatR3Cmd3dPresentReadBack, "VMSVGA/Cmd/3dPresentReadBack", "SVGA_3D_CMD_PRESENT_READBACK");
6712	REG_CNT(&pSVGAState->StatR3Cmd3dSetClipPlane, "VMSVGA/Cmd/3dSetClipPlane", "SVGA_3D_CMD_SETCLIPPLANE");
6713	REG_CNT(&pSVGAState->StatR3Cmd3dSetLightData, "VMSVGA/Cmd/3dSetLightData", "SVGA_3D_CMD_SETLIGHTDATA");
6714	REG_CNT(&pSVGAState->StatR3Cmd3dSetLightEnable, "VMSVGA/Cmd/3dSetLightEnable", "SVGA_3D_CMD_SETLIGHTENABLE");
6715	REG_CNT(&pSVGAState->StatR3Cmd3dSetMaterial, "VMSVGA/Cmd/3dSetMaterial", "SVGA_3D_CMD_SETMATERIAL");
6716	REG_CNT(&pSVGAState->StatR3Cmd3dSetRenderState, "VMSVGA/Cmd/3dSetRenderState", "SVGA_3D_CMD_SETRENDERSTATE");
6717	REG_CNT(&pSVGAState->StatR3Cmd3dSetRenderTarget, "VMSVGA/Cmd/3dSetRenderTarget", "SVGA_3D_CMD_SETRENDERTARGET");
6718	REG_CNT(&pSVGAState->StatR3Cmd3dSetScissorRect, "VMSVGA/Cmd/3dSetScissorRect", "SVGA_3D_CMD_SETSCISSORRECT");
6719	REG_CNT(&pSVGAState->StatR3Cmd3dSetShader, "VMSVGA/Cmd/3dSetShader", "SVGA_3D_CMD_SET_SHADER");
6720	REG_CNT(&pSVGAState->StatR3Cmd3dSetShaderConst, "VMSVGA/Cmd/3dSetShaderConst", "SVGA_3D_CMD_SET_SHADER_CONST");
6721	REG_CNT(&pSVGAState->StatR3Cmd3dSetTextureState, "VMSVGA/Cmd/3dSetTextureState", "SVGA_3D_CMD_SETTEXTURESTATE");
6722	REG_CNT(&pSVGAState->StatR3Cmd3dSetTransform, "VMSVGA/Cmd/3dSetTransform", "SVGA_3D_CMD_SETTRANSFORM");
6723	REG_CNT(&pSVGAState->StatR3Cmd3dSetViewPort, "VMSVGA/Cmd/3dSetViewPort", "SVGA_3D_CMD_SETVIEWPORT");
6724	REG_CNT(&pSVGAState->StatR3Cmd3dSetZRange, "VMSVGA/Cmd/3dSetZRange", "SVGA_3D_CMD_SETZRANGE");
6725	REG_CNT(&pSVGAState->StatR3Cmd3dShaderDefine, "VMSVGA/Cmd/3dShaderDefine", "SVGA_3D_CMD_SHADER_DEFINE");
6726	REG_CNT(&pSVGAState->StatR3Cmd3dShaderDestroy, "VMSVGA/Cmd/3dShaderDestroy", "SVGA_3D_CMD_SHADER_DESTROY");
6727	REG_CNT(&pSVGAState->StatR3Cmd3dSurfaceCopy, "VMSVGA/Cmd/3dSurfaceCopy", "SVGA_3D_CMD_SURFACE_COPY");
6728	REG_CNT(&pSVGAState->StatR3Cmd3dSurfaceDefine, "VMSVGA/Cmd/3dSurfaceDefine", "SVGA_3D_CMD_SURFACE_DEFINE");
6729	REG_CNT(&pSVGAState->StatR3Cmd3dSurfaceDefineV2, "VMSVGA/Cmd/3dSurfaceDefineV2", "SVGA_3D_CMD_SURFACE_DEFINE_V2");
6730	REG_CNT(&pSVGAState->StatR3Cmd3dSurfaceDestroy, "VMSVGA/Cmd/3dSurfaceDestroy", "SVGA_3D_CMD_SURFACE_DESTROY");
6731	REG_CNT(&pSVGAState->StatR3Cmd3dSurfaceDma, "VMSVGA/Cmd/3dSurfaceDma", "SVGA_3D_CMD_SURFACE_DMA");
6732	REG_CNT(&pSVGAState->StatR3Cmd3dSurfaceScreen, "VMSVGA/Cmd/3dSurfaceScreen", "SVGA_3D_CMD_SURFACE_SCREEN");
6733	REG_CNT(&pSVGAState->StatR3Cmd3dSurfaceStretchBlt, "VMSVGA/Cmd/3dSurfaceStretchBlt", "SVGA_3D_CMD_SURFACE_STRETCHBLT");
6734	REG_CNT(&pSVGAState->StatR3Cmd3dWaitForQuery, "VMSVGA/Cmd/3dWaitForQuery", "SVGA_3D_CMD_WAIT_FOR_QUERY");
6735	REG_CNT(&pSVGAState->StatR3CmdAnnotationCopy, "VMSVGA/Cmd/AnnotationCopy", "SVGA_CMD_ANNOTATION_COPY");
6736	REG_CNT(&pSVGAState->StatR3CmdAnnotationFill, "VMSVGA/Cmd/AnnotationFill", "SVGA_CMD_ANNOTATION_FILL");
6737	REG_CNT(&pSVGAState->StatR3CmdBlitGmrFbToScreen, "VMSVGA/Cmd/BlitGmrFbToScreen", "SVGA_CMD_BLIT_GMRFB_TO_SCREEN");
6738	REG_CNT(&pSVGAState->StatR3CmdBlitScreentoGmrFb, "VMSVGA/Cmd/BlitScreentoGmrFb", "SVGA_CMD_BLIT_SCREEN_TO_GMRFB");
6739	REG_CNT(&pSVGAState->StatR3CmdDefineAlphaCursor, "VMSVGA/Cmd/DefineAlphaCursor", "SVGA_CMD_DEFINE_ALPHA_CURSOR");
6740	REG_CNT(&pSVGAState->StatR3CmdDefineCursor, "VMSVGA/Cmd/DefineCursor", "SVGA_CMD_DEFINE_CURSOR");
6741	REG_CNT(&pSVGAState->StatR3CmdMoveCursor, "VMSVGA/Cmd/MoveCursor", "SVGA_CMD_MOVE_CURSOR");
6742	REG_CNT(&pSVGAState->StatR3CmdDisplayCursor, "VMSVGA/Cmd/DisplayCursor", "SVGA_CMD_DISPLAY_CURSOR");
6743	REG_CNT(&pSVGAState->StatR3CmdRectFill, "VMSVGA/Cmd/RectFill", "SVGA_CMD_RECT_FILL");
6744	REG_CNT(&pSVGAState->StatR3CmdRectCopy, "VMSVGA/Cmd/RectCopy", "SVGA_CMD_RECT_COPY");
6745	REG_CNT(&pSVGAState->StatR3CmdRectRopCopy, "VMSVGA/Cmd/RectRopCopy", "SVGA_CMD_RECT_ROP_COPY");
6746	REG_CNT(&pSVGAState->StatR3CmdDefineGmr2, "VMSVGA/Cmd/DefineGmr2", "SVGA_CMD_DEFINE_GMR2");
6747	REG_CNT(&pSVGAState->StatR3CmdDefineGmr2Free, "VMSVGA/Cmd/DefineGmr2/Free", "Number of SVGA_CMD_DEFINE_GMR2 commands that only frees.");
6748	REG_CNT(&pSVGAState->StatR3CmdDefineGmr2Modify, "VMSVGA/Cmd/DefineGmr2/Modify", "Number of SVGA_CMD_DEFINE_GMR2 commands that redefines a non-free GMR.");
6749	REG_CNT(&pSVGAState->StatR3CmdDefineGmrFb, "VMSVGA/Cmd/DefineGmrFb", "SVGA_CMD_DEFINE_GMRFB");
6750	REG_CNT(&pSVGAState->StatR3CmdDefineScreen, "VMSVGA/Cmd/DefineScreen", "SVGA_CMD_DEFINE_SCREEN");
6751	REG_CNT(&pSVGAState->StatR3CmdDestroyScreen, "VMSVGA/Cmd/DestroyScreen", "SVGA_CMD_DESTROY_SCREEN");
6752	REG_CNT(&pSVGAState->StatR3CmdEscape, "VMSVGA/Cmd/Escape", "SVGA_CMD_ESCAPE");
6753	REG_CNT(&pSVGAState->StatR3CmdFence, "VMSVGA/Cmd/Fence", "SVGA_CMD_FENCE");
6754	REG_CNT(&pSVGAState->StatR3CmdInvalidCmd, "VMSVGA/Cmd/InvalidCmd", "SVGA_CMD_INVALID_CMD");
6755	REG_CNT(&pSVGAState->StatR3CmdRemapGmr2, "VMSVGA/Cmd/RemapGmr2", "SVGA_CMD_REMAP_GMR2");
6756	REG_CNT(&pSVGAState->StatR3CmdRemapGmr2Modify, "VMSVGA/Cmd/RemapGmr2/Modify", "Number of SVGA_CMD_REMAP_GMR2 commands that modifies rather than complete the definition of a GMR.");
6757	REG_CNT(&pSVGAState->StatR3CmdUpdate, "VMSVGA/Cmd/Update", "SVGA_CMD_UPDATE");
6758	REG_CNT(&pSVGAState->StatR3CmdUpdateVerbose, "VMSVGA/Cmd/UpdateVerbose", "SVGA_CMD_UPDATE_VERBOSE");
6759
6760	REG_CNT(&pSVGAState->StatR3RegConfigDoneWr, "VMSVGA/Reg/ConfigDoneWrite", "SVGA_REG_CONFIG_DONE writes");
6761	REG_CNT(&pSVGAState->StatR3RegGmrDescriptorWr, "VMSVGA/Reg/GmrDescriptorWrite", "SVGA_REG_GMR_DESCRIPTOR writes");
6762	REG_CNT(&pSVGAState->StatR3RegGmrDescriptorWrErrors, "VMSVGA/Reg/GmrDescriptorWrite/Errors", "Number of erroneous SVGA_REG_GMR_DESCRIPTOR commands.");
6763	REG_CNT(&pSVGAState->StatR3RegGmrDescriptorWrFree, "VMSVGA/Reg/GmrDescriptorWrite/Free", "Number of SVGA_REG_GMR_DESCRIPTOR commands only freeing the GMR.");
6764	REG_CNT(&pThis->svga.StatRegBitsPerPixelWr, "VMSVGA/Reg/BitsPerPixelWrite", "SVGA_REG_BITS_PER_PIXEL writes.");
6765	REG_CNT(&pThis->svga.StatRegBusyWr, "VMSVGA/Reg/BusyWrite", "SVGA_REG_BUSY writes.");
6766	REG_CNT(&pThis->svga.StatRegCursorXWr, "VMSVGA/Reg/CursorXWrite", "SVGA_REG_CURSOR_X writes.");
6767	REG_CNT(&pThis->svga.StatRegCursorYWr, "VMSVGA/Reg/CursorYWrite", "SVGA_REG_CURSOR_Y writes.");
6768	REG_CNT(&pThis->svga.StatRegCursorIdWr, "VMSVGA/Reg/CursorIdWrite", "SVGA_REG_CURSOR_ID writes.");
6769	REG_CNT(&pThis->svga.StatRegCursorOnWr, "VMSVGA/Reg/CursorOnWrite", "SVGA_REG_CURSOR_ON writes.");
6770	REG_CNT(&pThis->svga.StatRegDepthWr, "VMSVGA/Reg/DepthWrite", "SVGA_REG_DEPTH writes.");
6771	REG_CNT(&pThis->svga.StatRegDisplayHeightWr, "VMSVGA/Reg/DisplayHeightWrite", "SVGA_REG_DISPLAY_HEIGHT writes.");
6772	REG_CNT(&pThis->svga.StatRegDisplayIdWr, "VMSVGA/Reg/DisplayIdWrite", "SVGA_REG_DISPLAY_ID writes.");
6773	REG_CNT(&pThis->svga.StatRegDisplayIsPrimaryWr, "VMSVGA/Reg/DisplayIsPrimaryWrite", "SVGA_REG_DISPLAY_IS_PRIMARY writes.");
6774	REG_CNT(&pThis->svga.StatRegDisplayPositionXWr, "VMSVGA/Reg/DisplayPositionXWrite", "SVGA_REG_DISPLAY_POSITION_X writes.");
6775	REG_CNT(&pThis->svga.StatRegDisplayPositionYWr, "VMSVGA/Reg/DisplayPositionYWrite", "SVGA_REG_DISPLAY_POSITION_Y writes.");
6776	REG_CNT(&pThis->svga.StatRegDisplayWidthWr, "VMSVGA/Reg/DisplayWidthWrite", "SVGA_REG_DISPLAY_WIDTH writes.");
6777	REG_CNT(&pThis->svga.StatRegEnableWr, "VMSVGA/Reg/EnableWrite", "SVGA_REG_ENABLE writes.");
6778	REG_CNT(&pThis->svga.StatRegGmrIdWr, "VMSVGA/Reg/GmrIdWrite", "SVGA_REG_GMR_ID writes.");
6779	REG_CNT(&pThis->svga.StatRegGuestIdWr, "VMSVGA/Reg/GuestIdWrite", "SVGA_REG_GUEST_ID writes.");
6780	REG_CNT(&pThis->svga.StatRegHeightWr, "VMSVGA/Reg/HeightWrite", "SVGA_REG_HEIGHT writes.");
6781	REG_CNT(&pThis->svga.StatRegIdWr, "VMSVGA/Reg/IdWrite", "SVGA_REG_ID writes.");
6782	REG_CNT(&pThis->svga.StatRegIrqMaskWr, "VMSVGA/Reg/IrqMaskWrite", "SVGA_REG_IRQMASK writes.");
6783	REG_CNT(&pThis->svga.StatRegNumDisplaysWr, "VMSVGA/Reg/NumDisplaysWrite", "SVGA_REG_NUM_DISPLAYS writes.");
6784	REG_CNT(&pThis->svga.StatRegNumGuestDisplaysWr, "VMSVGA/Reg/NumGuestDisplaysWrite", "SVGA_REG_NUM_GUEST_DISPLAYS writes.");
6785	REG_CNT(&pThis->svga.StatRegPaletteWr, "VMSVGA/Reg/PaletteWrite", "SVGA_PALETTE_XXXX writes.");
6786	REG_CNT(&pThis->svga.StatRegPitchLockWr, "VMSVGA/Reg/PitchLockWrite", "SVGA_REG_PITCHLOCK writes.");
6787	REG_CNT(&pThis->svga.StatRegPseudoColorWr, "VMSVGA/Reg/PseudoColorWrite", "SVGA_REG_PSEUDOCOLOR writes.");
6788	REG_CNT(&pThis->svga.StatRegReadOnlyWr, "VMSVGA/Reg/ReadOnlyWrite", "Read-only SVGA_REG_XXXX writes.");
6789	REG_CNT(&pThis->svga.StatRegScratchWr, "VMSVGA/Reg/ScratchWrite", "SVGA_REG_SCRATCH_XXXX writes.");
6790	REG_CNT(&pThis->svga.StatRegSyncWr, "VMSVGA/Reg/SyncWrite", "SVGA_REG_SYNC writes.");
6791	REG_CNT(&pThis->svga.StatRegTopWr, "VMSVGA/Reg/TopWrite", "SVGA_REG_TOP writes.");
6792	REG_CNT(&pThis->svga.StatRegTracesWr, "VMSVGA/Reg/TracesWrite", "SVGA_REG_TRACES writes.");
6793	REG_CNT(&pThis->svga.StatRegUnknownWr, "VMSVGA/Reg/UnknownWrite", "Writes to unknown register.");
6794	REG_CNT(&pThis->svga.StatRegWidthWr, "VMSVGA/Reg/WidthWrite", "SVGA_REG_WIDTH writes.");
6795
6796	REG_CNT(&pThis->svga.StatRegBitsPerPixelRd, "VMSVGA/Reg/BitsPerPixelRead", "SVGA_REG_BITS_PER_PIXEL reads.");
6797	REG_CNT(&pThis->svga.StatRegBlueMaskRd, "VMSVGA/Reg/BlueMaskRead", "SVGA_REG_BLUE_MASK reads.");
6798	REG_CNT(&pThis->svga.StatRegBusyRd, "VMSVGA/Reg/BusyRead", "SVGA_REG_BUSY reads.");
6799	REG_CNT(&pThis->svga.StatRegBytesPerLineRd, "VMSVGA/Reg/BytesPerLineRead", "SVGA_REG_BYTES_PER_LINE reads.");
6800	REG_CNT(&pThis->svga.StatRegCapabilitesRd, "VMSVGA/Reg/CapabilitesRead", "SVGA_REG_CAPABILITIES reads.");
6801	REG_CNT(&pThis->svga.StatRegConfigDoneRd, "VMSVGA/Reg/ConfigDoneRead", "SVGA_REG_CONFIG_DONE reads.");
6802	REG_CNT(&pThis->svga.StatRegCursorXRd, "VMSVGA/Reg/CursorXRead", "SVGA_REG_CURSOR_X reads.");
6803	REG_CNT(&pThis->svga.StatRegCursorYRd, "VMSVGA/Reg/CursorYRead", "SVGA_REG_CURSOR_Y reads.");
6804	REG_CNT(&pThis->svga.StatRegCursorIdRd, "VMSVGA/Reg/CursorIdRead", "SVGA_REG_CURSOR_ID reads.");
6805	REG_CNT(&pThis->svga.StatRegCursorOnRd, "VMSVGA/Reg/CursorOnRead", "SVGA_REG_CURSOR_ON reads.");
6806	REG_CNT(&pThis->svga.StatRegDepthRd, "VMSVGA/Reg/DepthRead", "SVGA_REG_DEPTH reads.");
6807	REG_CNT(&pThis->svga.StatRegDisplayHeightRd, "VMSVGA/Reg/DisplayHeightRead", "SVGA_REG_DISPLAY_HEIGHT reads.");
6808	REG_CNT(&pThis->svga.StatRegDisplayIdRd, "VMSVGA/Reg/DisplayIdRead", "SVGA_REG_DISPLAY_ID reads.");
6809	REG_CNT(&pThis->svga.StatRegDisplayIsPrimaryRd, "VMSVGA/Reg/DisplayIsPrimaryRead", "SVGA_REG_DISPLAY_IS_PRIMARY reads.");
6810	REG_CNT(&pThis->svga.StatRegDisplayPositionXRd, "VMSVGA/Reg/DisplayPositionXRead", "SVGA_REG_DISPLAY_POSITION_X reads.");
6811	REG_CNT(&pThis->svga.StatRegDisplayPositionYRd, "VMSVGA/Reg/DisplayPositionYRead", "SVGA_REG_DISPLAY_POSITION_Y reads.");
6812	REG_CNT(&pThis->svga.StatRegDisplayWidthRd, "VMSVGA/Reg/DisplayWidthRead", "SVGA_REG_DISPLAY_WIDTH reads.");
6813	REG_CNT(&pThis->svga.StatRegEnableRd, "VMSVGA/Reg/EnableRead", "SVGA_REG_ENABLE reads.");
6814	REG_CNT(&pThis->svga.StatRegFbOffsetRd, "VMSVGA/Reg/FbOffsetRead", "SVGA_REG_FB_OFFSET reads.");
6815	REG_CNT(&pThis->svga.StatRegFbSizeRd, "VMSVGA/Reg/FbSizeRead", "SVGA_REG_FB_SIZE reads.");
6816	REG_CNT(&pThis->svga.StatRegFbStartRd, "VMSVGA/Reg/FbStartRead", "SVGA_REG_FB_START reads.");
6817	REG_CNT(&pThis->svga.StatRegGmrIdRd, "VMSVGA/Reg/GmrIdRead", "SVGA_REG_GMR_ID reads.");
6818	REG_CNT(&pThis->svga.StatRegGmrMaxDescriptorLengthRd, "VMSVGA/Reg/GmrMaxDescriptorLengthRead", "SVGA_REG_GMR_MAX_DESCRIPTOR_LENGTH reads.");
6819	REG_CNT(&pThis->svga.StatRegGmrMaxIdsRd, "VMSVGA/Reg/GmrMaxIdsRead", "SVGA_REG_GMR_MAX_IDS reads.");
6820	REG_CNT(&pThis->svga.StatRegGmrsMaxPagesRd, "VMSVGA/Reg/GmrsMaxPagesRead", "SVGA_REG_GMRS_MAX_PAGES reads.");
6821	REG_CNT(&pThis->svga.StatRegGreenMaskRd, "VMSVGA/Reg/GreenMaskRead", "SVGA_REG_GREEN_MASK reads.");
6822	REG_CNT(&pThis->svga.StatRegGuestIdRd, "VMSVGA/Reg/GuestIdRead", "SVGA_REG_GUEST_ID reads.");
6823	REG_CNT(&pThis->svga.StatRegHeightRd, "VMSVGA/Reg/HeightRead", "SVGA_REG_HEIGHT reads.");
6824	REG_CNT(&pThis->svga.StatRegHostBitsPerPixelRd, "VMSVGA/Reg/HostBitsPerPixelRead", "SVGA_REG_HOST_BITS_PER_PIXEL reads.");
6825	REG_CNT(&pThis->svga.StatRegIdRd, "VMSVGA/Reg/IdRead", "SVGA_REG_ID reads.");
6826	REG_CNT(&pThis->svga.StatRegIrqMaskRd, "VMSVGA/Reg/IrqMaskRead", "SVGA_REG_IRQ_MASK reads.");
6827	REG_CNT(&pThis->svga.StatRegMaxHeightRd, "VMSVGA/Reg/MaxHeightRead", "SVGA_REG_MAX_HEIGHT reads.");
6828	REG_CNT(&pThis->svga.StatRegMaxWidthRd, "VMSVGA/Reg/MaxWidthRead", "SVGA_REG_MAX_WIDTH reads.");
6829	REG_CNT(&pThis->svga.StatRegMemorySizeRd, "VMSVGA/Reg/MemorySizeRead", "SVGA_REG_MEMORY_SIZE reads.");
6830	REG_CNT(&pThis->svga.StatRegMemRegsRd, "VMSVGA/Reg/MemRegsRead", "SVGA_REG_MEM_REGS reads.");
6831	REG_CNT(&pThis->svga.StatRegMemSizeRd, "VMSVGA/Reg/MemSizeRead", "SVGA_REG_MEM_SIZE reads.");
6832	REG_CNT(&pThis->svga.StatRegMemStartRd, "VMSVGA/Reg/MemStartRead", "SVGA_REG_MEM_START reads.");
6833	REG_CNT(&pThis->svga.StatRegNumDisplaysRd, "VMSVGA/Reg/NumDisplaysRead", "SVGA_REG_NUM_DISPLAYS reads.");
6834	REG_CNT(&pThis->svga.StatRegNumGuestDisplaysRd, "VMSVGA/Reg/NumGuestDisplaysRead", "SVGA_REG_NUM_GUEST_DISPLAYS reads.");
6835	REG_CNT(&pThis->svga.StatRegPaletteRd, "VMSVGA/Reg/PaletteRead", "SVGA_REG_PLAETTE_XXXX reads.");
6836	REG_CNT(&pThis->svga.StatRegPitchLockRd, "VMSVGA/Reg/PitchLockRead", "SVGA_REG_PITCHLOCK reads.");
6837	REG_CNT(&pThis->svga.StatRegPsuedoColorRd, "VMSVGA/Reg/PsuedoColorRead", "SVGA_REG_PSEUDOCOLOR reads.");
6838	REG_CNT(&pThis->svga.StatRegRedMaskRd, "VMSVGA/Reg/RedMaskRead", "SVGA_REG_RED_MASK reads.");
6839	REG_CNT(&pThis->svga.StatRegScratchRd, "VMSVGA/Reg/ScratchRead", "SVGA_REG_SCRATCH reads.");
6840	REG_CNT(&pThis->svga.StatRegScratchSizeRd, "VMSVGA/Reg/ScratchSizeRead", "SVGA_REG_SCRATCH_SIZE reads.");
6841	REG_CNT(&pThis->svga.StatRegSyncRd, "VMSVGA/Reg/SyncRead", "SVGA_REG_SYNC reads.");
6842	REG_CNT(&pThis->svga.StatRegTopRd, "VMSVGA/Reg/TopRead", "SVGA_REG_TOP reads.");
6843	REG_CNT(&pThis->svga.StatRegTracesRd, "VMSVGA/Reg/TracesRead", "SVGA_REG_TRACES reads.");
6844	REG_CNT(&pThis->svga.StatRegUnknownRd, "VMSVGA/Reg/UnknownRead", "SVGA_REG_UNKNOWN reads.");
6845	REG_CNT(&pThis->svga.StatRegVramSizeRd, "VMSVGA/Reg/VramSizeRead", "SVGA_REG_VRAM_SIZE reads.");
6846	REG_CNT(&pThis->svga.StatRegWidthRd, "VMSVGA/Reg/WidthRead", "SVGA_REG_WIDTH reads.");
6847	REG_CNT(&pThis->svga.StatRegWriteOnlyRd, "VMSVGA/Reg/WriteOnlyRead", "Write-only SVGA_REG_XXXX reads.");
6848
6849	REG_PRF(&pSVGAState->StatBusyDelayEmts, "VMSVGA/EmtDelayOnBusyFifo", "Time we've delayed EMTs because of busy FIFO thread.");
6850	REG_CNT(&pSVGAState->StatFifoCommands, "VMSVGA/FifoCommands", "FIFO command counter.");
6851	REG_CNT(&pSVGAState->StatFifoErrors, "VMSVGA/FifoErrors", "FIFO error counter.");
6852	REG_CNT(&pSVGAState->StatFifoUnkCmds, "VMSVGA/FifoUnknownCommands", "FIFO unknown command counter.");
6853	REG_CNT(&pSVGAState->StatFifoTodoTimeout, "VMSVGA/FifoTodoTimeout", "Number of times we discovered pending work after a wait timeout.");
6854	REG_CNT(&pSVGAState->StatFifoTodoWoken, "VMSVGA/FifoTodoWoken", "Number of times we discovered pending work after being woken up.");
6855	REG_PRF(&pSVGAState->StatFifoStalls, "VMSVGA/FifoStalls", "Profiling of FIFO stalls (waiting for guest to finish copying data).");
6856	REG_PRF(&pSVGAState->StatFifoExtendedSleep, "VMSVGA/FifoExtendedSleep", "Profiling FIFO sleeps relying on the refresh timer and/or access handler.");
6857	# if defined(VMSVGA_USE_FIFO_ACCESS_HANDLER) \|\| defined(DEBUG_FIFO_ACCESS)
6858	REG_CNT(&pSVGAState->StatFifoAccessHandler, "VMSVGA/FifoAccessHandler", "Number of times the FIFO access handler triggered.");
6859	# endif
6860	REG_CNT(&pSVGAState->StatFifoCursorFetchAgain, "VMSVGA/FifoCursorFetchAgain", "Times the cursor update counter changed while reading.");
6861	REG_CNT(&pSVGAState->StatFifoCursorNoChange, "VMSVGA/FifoCursorNoChange", "No cursor position change event though the update counter was modified.");
6862	REG_CNT(&pSVGAState->StatFifoCursorPosition, "VMSVGA/FifoCursorPosition", "Cursor position and visibility changes.");
6863	REG_CNT(&pSVGAState->StatFifoCursorVisiblity, "VMSVGA/FifoCursorVisiblity", "Cursor visibility changes.");
6864	REG_CNT(&pSVGAState->StatFifoWatchdogWakeUps, "VMSVGA/FifoWatchdogWakeUps", "Number of times the FIFO refresh poller/watchdog woke up the FIFO thread.");
6865
6866	# undef REG_CNT
6867	# undef REG_PRF
6868
6869	/*
6870	* Info handlers.
6871	*/
6872	PDMDevHlpDBGFInfoRegister(pDevIns, "vmsvga", "Basic VMSVGA device state details", vmsvgaR3Info);
6873	# ifdef VBOX_WITH_VMSVGA3D
6874	PDMDevHlpDBGFInfoRegister(pDevIns, "vmsvga3dctx", "VMSVGA 3d context details. Accepts 'terse'.", vmsvgaR3Info3dContext);
6875	PDMDevHlpDBGFInfoRegister(pDevIns, "vmsvga3dsfc",
6876	"VMSVGA 3d surface details. "
6877	"Accepts 'terse', 'invy', and one of 'tiny', 'medium', 'normal', 'big', 'huge', or 'gigantic'.",
6878	vmsvgaR3Info3dSurface);
6879	PDMDevHlpDBGFInfoRegister(pDevIns, "vmsvga3dsurf",
6880	"VMSVGA 3d surface details and bitmap: "
6881	"sid[>dir]",
6882	vmsvgaR3Info3dSurfaceBmp);
6883	# endif
6884
6885	return VINF_SUCCESS;
6886	}
6887
6888	/**
6889	* Power On notification.
6890	*
6891	* @returns VBox status code.
6892	* @param pDevIns The device instance data.
6893	*
6894	* @remarks Caller enters the device critical section.
6895	*/
6896	DECLCALLBACK(void) vmsvgaR3PowerOn(PPDMDEVINS pDevIns)
6897	{
6898	# ifdef VBOX_WITH_VMSVGA3D
6899	PVGASTATE pThis = PDMDEVINS_2_DATA(pDevIns, PVGASTATE);
6900	PVGASTATECC pThisCC = PDMDEVINS_2_DATA_CC(pDevIns, PVGASTATECC);
6901	if (pThis->svga.f3DEnabled)
6902	{
6903	int rc = vmsvga3dPowerOn(pDevIns, pThis, pThisCC);
6904
6905	if (RT_SUCCESS(rc))
6906	{
6907	/* Initialize FIFO 3D capabilities. */
6908	vmsvgaR3InitFifo3DCaps(pThisCC);
6909	}
6910	}
6911	# else /* !VBOX_WITH_VMSVGA3D */
6912	RT_NOREF(pDevIns);
6913	# endif /* !VBOX_WITH_VMSVGA3D */
6914	}
6915
6916	#endif /* IN_RING3 */

注意: 瀏覽 TracBrowser 來幫助您使用儲存庫瀏覽器

source: vbox/trunk/src/VBox/Devices/Graphics/DevVGA-SVGA.cpp@ 84743

以其他格式下載: