1 | ## @file
|
---|
2 | # IntelSilicon Package
|
---|
3 | #
|
---|
4 | # This package provides common open source Intel silicon modules.
|
---|
5 | #
|
---|
6 | # Copyright (c) 2016 - 2018, Intel Corporation. All rights reserved.<BR>
|
---|
7 | # This program and the accompanying materials are licensed and made available under
|
---|
8 | # the terms and conditions of the BSD License that accompanies this distribution.
|
---|
9 | # The full text of the license may be found at
|
---|
10 | # http://opensource.org/licenses/bsd-license.php.
|
---|
11 | #
|
---|
12 | # THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
---|
13 | # WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
---|
14 | #
|
---|
15 | ##
|
---|
16 |
|
---|
17 | [Defines]
|
---|
18 | DEC_SPECIFICATION = 0x00010005
|
---|
19 | PACKAGE_NAME = IntelSiliconPkg
|
---|
20 | PACKAGE_GUID = F7A58914-FA0E-4F71-BD6A-220FDF824A49
|
---|
21 | PACKAGE_VERSION = 0.1
|
---|
22 |
|
---|
23 | [Includes]
|
---|
24 | Include
|
---|
25 |
|
---|
26 | [LibraryClasses.IA32, LibraryClasses.X64]
|
---|
27 | ## @libraryclass Provides services to access Microcode region on flash device.
|
---|
28 | #
|
---|
29 | MicrocodeFlashAccessLib|Include/Library/MicrocodeFlashAccessLib.h
|
---|
30 |
|
---|
31 | [Guids]
|
---|
32 | ## GUID for Package token space
|
---|
33 | # {A9F8D54E-1107-4F0A-ADD0-4587E7A4A735}
|
---|
34 | gIntelSiliconPkgTokenSpaceGuid = { 0xa9f8d54e, 0x1107, 0x4f0a, { 0xad, 0xd0, 0x45, 0x87, 0xe7, 0xa4, 0xa7, 0x35 } }
|
---|
35 |
|
---|
36 | ## HOB GUID to publish SMBIOS data records from PEI phase
|
---|
37 | # HOB data format is same as SMBIOS records defined in SMBIOS spec or OEM defined types
|
---|
38 | # Generic DXE Library / Driver can locate HOB(s) and add SMBIOS records into SMBIOS table
|
---|
39 | gIntelSmbiosDataHobGuid = { 0x798e722e, 0x15b2, 0x4e13, { 0x8a, 0xe9, 0x6b, 0xa3, 0x0f, 0xf7, 0xf1, 0x67 }}
|
---|
40 |
|
---|
41 | ## Include/Guid/MicrocodeFmp.h
|
---|
42 | gMicrocodeFmpImageTypeIdGuid = { 0x96d4fdcd, 0x1502, 0x424d, { 0x9d, 0x4c, 0x9b, 0x12, 0xd2, 0xdc, 0xae, 0x5c } }
|
---|
43 |
|
---|
44 | [Ppis]
|
---|
45 | gEdkiiVTdInfoPpiGuid = { 0x8a59fcb3, 0xf191, 0x400c, { 0x97, 0x67, 0x67, 0xaf, 0x2b, 0x25, 0x68, 0x4a } }
|
---|
46 |
|
---|
47 | [Protocols]
|
---|
48 | gEdkiiPlatformVTdPolicyProtocolGuid = { 0x3d17e448, 0x466, 0x4e20, { 0x99, 0x9f, 0xb2, 0xe1, 0x34, 0x88, 0xee, 0x22 }}
|
---|
49 |
|
---|
50 | [PcdsFixedAtBuild, PcdsPatchableInModule, PcdsDynamic, PcdsDynamicEx]
|
---|
51 | ## This is the GUID of the FFS which contains the Graphics Video BIOS Table (VBT)
|
---|
52 | # The VBT content is stored as a RAW section which is consumed by GOP PEI/UEFI driver.
|
---|
53 | # The default GUID can be updated by patching or runtime if platform support multiple VBT configurations.
|
---|
54 | # @Prompt GUID of the FFS which contains the Graphics Video BIOS Table (VBT)
|
---|
55 | # { 0x56752da9, 0xde6b, 0x4895, 0x88, 0x19, 0x19, 0x45, 0xb6, 0xb7, 0x6c, 0x22 }
|
---|
56 | gIntelSiliconPkgTokenSpaceGuid.PcdIntelGraphicsVbtFileGuid|{ 0xa9, 0x2d, 0x75, 0x56, 0x6b, 0xde, 0x95, 0x48, 0x88, 0x19, 0x19, 0x45, 0xb6, 0xb7, 0x6c, 0x22 }|VOID*|0x00000001
|
---|
57 |
|
---|
58 | ## The mask is used to control VTd behavior.<BR><BR>
|
---|
59 | # BIT0: Enable IOMMU during boot (If DMAR table is installed in DXE. If VTD_INFO_PPI is installed in PEI.)
|
---|
60 | # BIT1: Enable IOMMU when transfer control to OS (ExitBootService in normal boot. EndOfPEI in S3)
|
---|
61 | # @Prompt The policy for VTd driver behavior.
|
---|
62 | gIntelSiliconPkgTokenSpaceGuid.PcdVTdPolicyPropertyMask|1|UINT8|0x00000002
|
---|
63 |
|
---|
64 | ## Declares VTd PEI DMA buffer size.<BR><BR>
|
---|
65 | # When this PCD value is referred by platform to calculate the required
|
---|
66 | # memory size for PEI (InstallPeiMemory), the PMR alignment requirement
|
---|
67 | # needs be considered to be added with this PCD value for alignment
|
---|
68 | # adjustment need by AllocateAlignedPages.
|
---|
69 | # @Prompt The VTd PEI DMA buffer size.
|
---|
70 | gIntelSiliconPkgTokenSpaceGuid.PcdVTdPeiDmaBufferSize|0x00400000|UINT32|0x00000003
|
---|
71 |
|
---|
72 | ## Declares VTd PEI DMA buffer size for S3.<BR><BR>
|
---|
73 | # When this PCD value is referred by platform to calculate the required
|
---|
74 | # memory size for PEI S3 (InstallPeiMemory), the PMR alignment requirement
|
---|
75 | # needs be considered to be added with this PCD value for alignment
|
---|
76 | # adjustment need by AllocateAlignedPages.
|
---|
77 | # @Prompt The VTd PEI DMA buffer size for S3.
|
---|
78 | gIntelSiliconPkgTokenSpaceGuid.PcdVTdPeiDmaBufferSizeS3|0x00200000|UINT32|0x00000004
|
---|
79 |
|
---|